一种新型超高频射频识别射频前端电路设计

设计了一种低功耗高线性度的新型超高频射频识别射频前端电路.在LNA的设计中,通过在输入端采用二阶交调电流注入结构以提高线性度,在输出端采用开关电容结构以实现工作频率可调;在混频器的设计中,在输入端采用同LNA相同的方法以提高线性度,而在输出端采用动态电流注入结构以降低噪声.该电路采用0.18μmCMOS工艺,供电电压为1.2V,仿真结果如下:输入阻抗S11为-23.98dB,IIP3为5.05dBm,整个射频前端电路的增益为10dB.     

一种新型900 MHz下混频器的设计

设计了一种用于超高频射频识别(UHF RFID)读写器的新型低功耗、低噪声、高线性度900 MHz下混频器.在输入端采用2阶交调注入结构,以提高线性度;在输出端采用动态电流注入结构,获得了很好的噪声特性,且具有很高的增益.采用Chartered 0.18 μm标准CMOS模型对电路进行仿真,电路的供电电压为1.2 V.仿真结果表明,设计的900 MHz下混频器增益为11 dB,IIP3为-3.5 dBm,噪声为11 dB.     

人体介质通信双模输入宽频接收前端电路

面向人体介质通信领域,设计了一种基于0.18 μm CMOS工艺的接收模拟前端电路。采用有源电感零极点补偿技术,在保证电路噪声性能与增益的同时,有效拓展了电路线性带宽;通过在调整型共源共栅结构中引入高阻输入晶体管及负载管,使电路不仅具有良好的电流模信号放大能力,还具有电压模信号接收放大功能。芯片核心尺寸为379.3 μm×118.9 μm。后仿真结果表明,在电流输入模式下,电流等效输入噪声为8.36 pA/Hz@50 MHz,－3 dB带宽为0.26～114 MHz,跨阻增益为70.3～112.5 dBΩ;在电压输入模式下,电压等效输入噪声为4.43 nV/Hz@50 MHz,－3 dB带宽为0.45～112 MHz,电压增益为44～83.18 dB。对比人体通信接收机前端相关文献,该设计在带宽、噪声及兼容性方面具有应用优势。     

用于UHF RFID的高线性度LNA的设计

设计了一种用于UHF RFID读写器芯片的无电感低噪声放大器.该电路具有单端输入、差分输出的功能,噪声电压在差分输出端相位相同、幅度相等,噪声相互抵消;同时,使非线性项系数为0,提高了线性度.采用TSMC 0.18 μm CMOS RF工艺流片,测得在915 MHz下噪声系数小于3.2 dB,1dB压缩点为-7 dBm,IIP3为3 dBm,S11为-12.8 dB,面积为0.036 mm2,功耗小于10 mW.     

应用于跨导放大器设计的线性度优化方法

 基于跨导放大器线性度理论和数学分析,提出了一种提高线性度的方法.该方法通过数学理论分析和模拟实验证实,双端输入双端输出结构的跨导器线性度优于单端输入单端输出的跨导器,且两个输入端信号满足一端是另一端幅度的4/3倍加1时,跨导器线性失真度最小.根据该优化方法设计了一种新型跨导器,仿真实验表明,跨导器无杂散动态范围为60.25dB,噪声平台达到-100dB.     

基于TSMC 0.18μm RF CMOS工艺的1.2 GHz LNA的设计和仿真

针对射频接收机芯片中的低噪声放大器(Low-Noise Amplifier,LNA)电路在工作时要求拥有更小的噪声系数和更好的隔离度等问题,采用TSMC 0.18μm RF CMOS工艺结合共源共栅结构设计了一款低噪声放大器,在导航接收机中主要用来接收GPS L2频段信号和BDS B2频段信号。通过对器件尺寸的计算和选择,使得电路具有良好的噪声性能及线性度。利用Cadence软件中Spectre对所设计的电路进行仿真。得到仿真结果为:LNA在1.8 V电源电压下,功耗为4.28 mW,功率增益为18.51 dB,输入回波损耗为38.67 dB,输出回波损耗为19.21 dB,反向隔离度S_(12)为-46.91 dB,噪声系数(Noise Figure,NF)为0.41 dB,输入1 dB压缩点为-11.70 dBm,输入三阶交调点为-1.50 dBm。     

基于低噪声和高线性度的差分CMOS LNA的设计

基于TSMC 0.18μm CMOS工艺,设计了一种低噪声、高线性度的差分CMOS低噪声放大器。与传统的共源共栅结构相比,该电路在共源晶体管的栅源极并入一个电容以降低共源极的噪声;并在共栅极上引入一对交叉耦合电容和电感,以消除共栅极的噪声并提高电路的线性度。仿真结果表明,在2.4GHz的工作频率下,该电路的噪声系数仅有1.29 dB,该电路能够提供17dB的正向增益,良好的输入输出匹配,该放大器的输入三阶交调点为0.76dBm,功耗小于10mW。     

基于GaAs pHEMT的1.0～2.4 GHz放大衰减多功能芯片

基于0.25 μm GaAs赝高电子迁移晶体管(pHEMT)工艺,研制了一种1.0～2.4 GHz的放大衰减多功能芯片,该芯片具有低噪声、高线性度和增益可数控调节等特点。电路由第一级低噪声放大器、4位数控衰减器、第二级低噪声放大器依次级联构成,同时在片上集成了TTL驱动电路。为获得较大的增益和良好的线性度,两级低噪声放大器均采用共源共栅结构(Cascode)。测试结果表明,在1.0～2.4 GHz频带范围内,该芯片基态小信号增益约为36 dB,噪声系数小于1.8 dB,输出1 dB压缩点功率大于16 dBm,增益调节范围为15 dB,调节步进1 dB,衰减RMS误差小于0.3 dB,输入输出电压驻波比小于1.5。其中放大器采用单电源+5 V供电,静态电流小于110 mA,TTL驱动电路采用-5 V供电,静态功耗小于3 mA。整个芯片的尺寸为3.5 mm×1.5 mm×0.1 mm。     

120 nm SiGe BiCMOS 90~100 GHz低噪声放大器

基于IBM8HP 120 nm SiGe BiCMOS工艺,分析了晶体管的最小噪声系数和最大可用增益特性。采用两级Cascode放大器级联结构,研制出一种频带为90~100 GHz的低噪声放大器(LNA)。详细分析了Cascode放大器潜在的自激可能性,采用串联小电阻的方式消除不稳定性。与电磁仿真软件Sonnet联合仿真,结果表明,在频带内,放大器的输入反射系数S11<-18 dB,输出反射系数S22<-12 dB;在94 GHz处,噪声系数为8 dB,增益为14.75 dB,输出1 dB压缩点功率为-7.9 dBm;在1.8 V供电电压下,整个电路的功耗为14.42 mW。该放大器具有低噪声、低功耗的特点。     

高频高线性度跨导电容滤波器

为了提高滤波器的工作频率和线性度,提出一种新型跨导放大器。该跨导器采用差分和交叉耦合来改善跨导输入级直流传输特性的线性度,以及扩大输入电压允许范围;同时,为了稳定输出共模电平和增大动态范围,提出共模反馈电路和各支路增益调整方法。对该滤波器进行理论分析和验证,结果表明,Gm-C滤波器的截止频率为159.6MHz,过渡带宽大于45dB,动态范围为64dB,具有较好的高频和高线性度特性。     

Erratum to: Using Improved Product-Coded Modulation Codes to Reduce the Peak-to-Average Power Ratio in Single-Carrier Frequency Division Multiple Access Systems

A new ultra-wideband common gate low noise amplifier (LNA) for 3–6 GHz WLAN and WPAN applications is presented in which a current reused noise canceling structure utilized in the first stage not only provides a suitable noise performance, but also enhances the linearity characteristics of the LNA in a power efficient manner needed by WLAN/WPAN applications. The overall structure of the proposed LNA, consisting of three stages, namely input matching common gate stage with noise canceling, gain stage, and buffer one, is designed, laid out, and analyzed in 0.18 µm RF CMOS process. The LNA has a noise figure of 3.5–3.6 dB, a high and flat power gain of 20.27 ± 0.13 dB, and input and output losses of better than ?11 and ?14 dB, respectively, over the entire frequency band of 3–5 GHz, while these parameters are 3.5 dB, 20.75 ± 0.25 dB, ?15 and ?9 dB for the frequency band of 5–6 GHz, respectively. IIP2 and IIP3 of the proposed topology are equal to 25.9 and ?1.85 dBm, respectively, at 4 GHz frequency. The proposed LNA has 15.3 mW power dissipation from a 1.8 V supply.     

Radio Frequency Low Noise Amplifier with Linearizing Bias Circuit

A 1.34 GHz-1=60 MHz low noise amplifier （LNA） designed in a 0.35 pm SiGe process is presented. The designed LNA exhibits a power gain of 21.46 dB and a noise figure （NF） of 1.27 dB at 1.34 GHz. The linearity is improved with an active biasing technique. The post-layout simulation shows an input referred 1-dB compression point （IPldn） of-11.52 dBm. Compared with the recent reported high gain LNAs, the proposed LNA has a much better linearity without degrading other performance. The LNA draws 10 mA current from a 3.3 V power supply.     

Radio Frequency Low Noise Amplifier with Linearizing Bias Circuit

A 1.34 GHz60 MHz low noise amplifier (LNA) designed in a 0.35 m SiGe process is presented. The designed LNA exhibits a power gain of 21.46 dB and a noise figure (NF) of 1.27 dB at 1.34 GHz. The linearity is improved with an active biasing technique. The post-layout simulation shows an input referred 1-dB compression point (IP1dB) of ?11.52 dBm. Compared with the recent reported high gain LNAs, the proposed LNA has a much better linearity without degrading other performance. The LNA draws 10 mA current from a 3.3 V power supply.     

A Wideband CMOS Low Noise Amplifier Employing Noise and IM2 Distortion Cancellation for a Digital TV Tuner

A wideband CMOS low noise amplifier (LNA) with single-ended input and output employing noise and IM2 distortion cancellation for a digital terrestrial and cable TV tuner is presented. By adopting a noise canceling structure combining a common source amplifier and a common gate amplifier by current amplification, the LNA obtains a low noise figure and high IIP3. IIP2 as well as IIP3 of the LNA is important in broadband systems, especially digital terrestrial and cable TV applications. Accordingly, in order to overcome the poor IIP2 performance of conventional LNAs with single-ended input and output and avoid the use of external and bulky passive transformers along with high sensitivity, an IM2 distortion cancellation technique exploiting the complementary RF performance of NMOS and PMOS while retaining thermal noise canceling is adopted in the LNA. The proposed LNA is implemented in a 0.18 $muhbox{m}$ CMOS process and achieves a power gain of 14 dB, an average noise figure of 3 dB, an IIP3 of 3 dBm, an IIP2 of 44 dBm at maximum gain, and S11 of under ${- 9}~{rm dB}$ in a frequency range from 50 MHz to 880 MHz. The power consumption is 34.8 mW at 2.2 V and the chip area is 0.16 ${rm mm}^{2}$.      

一种用于地面和有线接收机的宽带低噪声放大器

提出并设计了一种用于数字电视接收调谐芯片的宽带低噪声放大器.该设计采用0.35μm SiGe BiCMOS工艺,器件的主要性能为:增益等于18.8dB,增益平坦度小于1.4dB,噪声系数小于5dB,1dB压缩点为-2dBm,输入三阶交调为8dBm.在5V供电的情况下,直流功耗为120mW.     

A 1.5-V 2–9.6-GHz Inductorless Low-Noise Amplifier in 0.13-μm CMOS

This paper presents an inductorless low-noise amplifier (LNA) design for an ultra-wideband (UWB) receiver front-end. A current-reuse gain-enhanced noise canceling architecture is proposed, and the properties and limitations of the gain-enhancement stage are discussed. Capacitive peaking is employed to improve the gain flatness and -3-dB bandwidth, at the cost of absolute gain value. The LNA circuit is fabricated in a 0.13-mum triple-well CMOS technology. Measurement result shows that a small-signal gain of 11 dB and a -3-dB bandwidth of 2-9.6 GHz are obtained. Over the -3-dB bandwidth, the input return loss is less than -8.3 dB, and the noise figure is 3.6-4.8 dB. The LNA consumes 19 mW from a low supply voltage of 1.5 V. It is shown that the LNA designed without on-chip inductors achieves comparable performances with inductor-based designs. The silicon area is reduced significantly in the inductorless design, the LNA core occupies only 0.05 mm², which is among the smallest reported designs.     

Design of low power CMOS ultra wide band low noise amplifier using noise canceling technique

This paper presents a design of a low power CMOS ultra-wideband (UWB) low noise amplifier (LNA) using a noise canceling technique with the TSMC 0.18 μm RF CMOS process. The proposed UWB LNA employs a current-reused structure to decrease the total power consumption instead of using a cascade stage. This structure spends the same DC current for operating two transistors simultaneously. The stagger-tuning technique, which was reported to achieve gain flatness in the required frequency, was adopted to have low and high resonance frequency points over the entire bandwidth from 3.1 to 10.6 GHz. The resonance points were set in 3 GHz and 10 GHz to provide enough gain flatness and return loss. In addition, the noise canceling technique was used to cancel the dominant noise source, which is generated by the first transistor. The simulation results show a flat gain (S₂₁>10 dB) with a good input impedance matching less than –10 dB and a minimum noise figure of 2.9 dB over the entire band. The proposed UWB LNA consumed 15.2 mW from a 1.8 V power supply.     

A UWB CMOS low-noise amplifier with noise reduction and linearity improvement techniques

In this paper, a highly linear CMOS low noise amplifier (LNA) for ultra-wideband applications is presented. The proposed LNA improves both input second- and third-order intercept points (IIP2 and IIP3) by canceling the common-mode part of all intermodulation components from the output current. The proposed LNA structure creates equal common-mode currents with the opposite sign by cascading two differential pairs with a cross-connected output. These currents eliminate each other at the output and improve the linearity. Also, the proposed LNA improves the noise performance by canceling the thermal noise of the input and auxiliary transistors at the output. Detailed analysis is provided to show the effectiveness of the proposed LNA structure. Post-layout circuit level simulation results using a 90 nm RF CMOS process with Spectre-RF reveal 9.5 dB power gain, -3 dB bandwidth (BW_−3dB) of 8 GHz from 2.4 GHz to 10.4 GHz, and mean IIP3 and IIP2 of +13.1 dBm and +42.8 dBm, respectively. The simulated S₁₁ is less than −11 dB in whole frequency range while the LNA consumes 14.8 mW from a single 1.2 V power supply.     

应用于S波段的高线性低噪声放大器

采用E-mode 0.25um GaAs pHEMT工艺,2.0mm × 2.0mm 8-pin双侧引脚扁平封装,设计了一款应用于S波段的噪声系数低于0.5dB的低噪声放大器。通过采用共源共栅结构、有源偏置网络和多重反馈网络等技术改进了电路结构,该放大器具有低噪声,高增益,高线性等特点,是手持终端应用上理想的一款低噪声放大器。测试结果表明在2.3-2.7GHz内,增益大于18dB,输入回波损耗小于-10dB,输出回波损耗小于-16dB,输出三阶交调点大于36dB。     

一种新型的5GHz自适应偏置及可变增益低噪声放大器

该文提出了一种新型的自适应偏置及可变增益低噪声放大器(LNA),利用电荷泵(亦称电压倍增器)将LNA输出信号转换成与LNA射频输入信号功率成比例变化的直流信号,以此信号同时反馈控制LNA的偏置和增益,来实现自适应偏置以及可变增益低噪声放大器, 从而极大地改善了LNA的输入线性范围。鉴于5GHz频率下,Bipolar相对于CMOS更好的频率特性和低噪声特性,该项研究采用了BiCMOS工艺,实现了低于3.0dB的噪声系数(高增益状态下)和大约13dBm的输入三阶交调点IIP3的控制范围以及大于15dB的增益控制范围。