共查询到18条相似文献,搜索用时 93 毫秒
1.
介绍了基于32位DSP研制开发高压、超高压线路保护的情况及WXH-801/802微机线路保护在500kV系统动模及试运行情况。该装置采用了数字信号处理器DSP、大容量FLASH、大容量RAM、可编程CPLD和16位A/D数据采集系统等先进技术作为保护CPU板,采用嵌入式80x86作为人机对话MMI板;保护原理采用了自适应频率跟踪及自适应综合判据。 相似文献
2.
介绍了一种基于数字信号处理器(DSP)芯片的新型微机线路保护装置。该装置采用数字保护、测控一体化设计,可同时实现输电线路的保护、测控、操作等功能。硬件方面采用32位定点DSP芯片TMS320F2812为核心部件,系统由CPU模块、模拟量采集模块、开关量输入/输出模块、液晶显示模块、电源模块和通信接口等模块统一组成。软件方面采用DSP芯片的集成开发环境CCS开发。 相似文献
3.
基于 32位DSP开发的WMH - 80 0新一代微机母线保护在母线运行方式的自适应判别、CT饱和的鉴别、CT变比的设置、辅助功能的完善等方面都作了很大的改进和提高 相似文献
4.
具有自适应电流速断保护功能的配电线路保护监控装置研制 总被引:2,自引:0,他引:2
分析了配电线路自适应电流速断保护的基本原理.在此基础上,研制出具有自适应电流速断保护功能的配电线路保护监控装置.该装置主要包舍中央处理单元(CPU)、互感器、继电器、电源等插件和人机接口模块,其中CPU插件集成了微控制器(MCU)、数字信号处理器(DSP)、现场可编程逻辑阵列(FPGA)、大容量静态存储器(SRAM)和闪速存储器(Flash RAM)、数据采集电路、开关量输入/输出电路和通信接口电路.在软件方面,装置将自适应电流速断保护、传统三段式电流保护、三相一次重合闸、低周减栽、事件告警、数据采集与监控(SCADA)和故障录波等多种功能融为一体.测试表明,所研制的装置具有功能可靠、配置灵活等优点,尤其是其保护性能能随着系统运行方式、故障类型和负荷条件的变化而自动调整到最佳状态. 相似文献
5.
6.
在总结和继承微机保护装置成功经验的基础上,设计开发了运算DSP加逻辑MPU控制单元的新型硬件平台系统。该系统充分发挥了DSP运算能力强和MPU逻辑功能强、外围资源丰富等优点,且采用大容量外围存储芯片,从而保证了高压保护装置实现高速采样、实时并行计算、程序面向对象模块化编程、故障处理报告详细全程跟踪、采用复杂先进保护原理等功能,并且具有足够的硬件资源冗余度。详细介绍了该硬件平台的系统设计思想、技术特点和工作原理,最后介绍了基于此硬件平台实现高压微机线路保护的应用实例。 相似文献
7.
在总结和继承微机保护装置成功经验的基础上,设计开发了运算DSP加逻辑MPU控制单元的新型硬件平台系统.该系统充分发挥了DSP运算能力强和MPU逻辑功能强、外围资源丰富等优点,且采用大容量外围存储芯片,从而保证了高压保护装置实现高速采样、实时并行计算、程序面向对象模块化编程、故障处理报告详细全程跟踪、采用复杂先进保护原理等功能,并且具有足够的硬件资源冗余度.详细介绍了该硬件平台的系统设计思想、技术特点和工作原理,最后介绍了基于此硬件平台实现高压微机线路保护的应用实例. 相似文献
8.
9.
10.
介绍了基于32位DSP所研制开发的WXH-803数字式光纤电流差动保护在500kV系统中的动模实验情况及330 kV挂网运行情况.该装置采用96点高采样率、快速短窗算法,采用故障分量差动、全电流差动、零序差动作为差动保护的判据,在500kV系统动模中典型动作时间16~18 ms. 相似文献
11.
介绍了最新研制的新型XRB-220型自适应母线保护装置的硬件组成、保护原理及功能。该装置采用新的硬件平台,采用两级32位DSP芯片及高精度A/D转换器,运算速度快,精度高;采用一种新的相量滤波器的设计方法在故障不同时刻形成不同的数据窗长度,保证了装置的自适应性;母线主保护采用复式比率差动保护,CT饱和识别采用时差法和谐波法相结合;辅助功能有母联充电保护、母联死区及失灵保护、断路器失灵保护、母线的运行方式自动识别以及隔离开关切换的正确性校验、CT和PT断线检测。保护装置还具有完善的事件报文处理及录波打印功能。 相似文献
12.
Mitsuyasu Kido Tomio Chiba Hiroyuki Kudo Junzou Kawakami Tadao Kawai 《Electrical Engineering in Japan》1992,112(5):88-99
Power system control and protection equipment has required higher sensitivity and operational reliability than conventional one. Studies of digital signal processing suitable for electric power systems fulfill this objective using fast sampling and digital filtering by a 32-bit floating point DSP (Digital Signal Processor). The sampling rate of 3 kHz is carefully selected in order to separate the power spectrums of the A-D conversion output errors from the signal bandwidth. The new 12-bit A-D conversion unit equipped with a recursive-type digital filter achieved the equivalent high resolution of 14-bit conversion. This paper describes the design concept and the characteristics showing applications to current differential relays, distance relays and power system controllers. 相似文献
13.
Tomio Chiba Mitsuyasu Kido Junzo Kawakami Hiroyuki Kudo Tadao Kawai 《Electrical Engineering in Japan》1993,113(7):38-51
Control and protection of equipment in power systems generally require a high-information processing capability to cope with today's power system requirements. Then, new digital control and protection equipment have been developed using high-speed and high-precision processors. Essential requirements for the new control and protection equipment are a multiprocessor architecture of distributed functions to retain sufficient computing power (fast and high-precision operations), and flexible and expandable hardware with high reliability. In multiprocessor architecture, it is important to determine how the distributed processors share the functions. By analysis and synthesis of relaying and control processings, we divided them into six processing circuits. This paper proposes a multiprocessor architecture of distributed functions, using 32-bit floating-point and 16-bit microprocessors depending on the computational requirements. In addition a digital filter for fast sampled data is described along with performance of a digital relay. 相似文献
14.
A low cost, fast and reliable microcontroller based protection scheme using wavelet transform and artificial neural network has been proposed and its effectiveness evaluated in real time. The proposed scheme, based on the hardware co-simulation approach performs all the functions of transmission line protection i.e. fault detection/classification, fault zone/section identification and location estimation. The fault detection/classification and zone identification algorithms use fundamental frequency current component to estimate a fault index. The fault location estimation module uses wavelet transform coefficients in hybridization with a parallel artificial neural network structure. For hardware implementation, a 8-bit ATmega microcontroller is used and interfaced with the simulated power system model using Integrated Development Environment (IDE). The scheme is tested on a power system model of 400 kV, 50 Hz three phase double circuit line with source at both the ends. Laboratory tests have been performed in real time for 20,000 fault cases including evolving faults with varying fault resistance, fault inception angle, fault distance, direction of power flow angle and its magnitude. The tests confirm the suitability and reliability of proposed scheme even with Current Transformer (CT) saturation. The implementation of the proposed approach on a low cost microcontroller with the lesser execution time, makes the prototype ideal for implementation on a digital platform (digital relay), thus leading to financial viability and sustainability of the protection scheme. 相似文献
15.
16.
Mitsuyasu Kido Tomio Chiba Hiroyuki Kudou Junzou Kawakami Tadao Kawai 《Electrical Engineering in Japan》1993,113(2):29-39
Power system control and protection equipment is subject to especially stringent sensitivity and operational reliability requirements. Projected digital signal processing systems suitable for electric power systems fulfill these requirements by means of fast sampling and digital filtering by a 32-bit floating point DSP (Digital Signal Processor). The sampling rate of 3 kHz is carefully selected in order to separate the power spectra of the A-D conversion output errors from the signal bandwidth. The new 12-bit A-D conversion unit equipped with a recursive-type digital filter achieved a high resolution equivalent to 14-bit conversion. This paper describes the design concept and the operating characteristics and illustrates applications to current differential relays, distance relays and power system controllers. 相似文献
17.
18.
新型低压万能式断路器智能控制器的设计 总被引:2,自引:0,他引:2
为了缩小低压万能式断路器体积,使断路器具有内置式可通信及智能化保护功能,迅速而有选择地切除故障元件,设计了一种主要由TMS320F2812芯片组成的新型智能控制器,分别从硬件和软件两个方面阐述了其构成原理和设计方案。在硬件方面,讨论了DSP系统中的关键技术问题;在软件方面,采用了新型自适应电流与电压速断、自适应反时限过电流、交流电压与电流断线自检等保护功能。该系统电路结构简单,便于修改程序,调试方便。 相似文献