首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   7篇
  免费   2篇
  国内免费   31篇
无线电   38篇
自动化技术   2篇
  2016年   1篇
  2014年   1篇
  2013年   1篇
  2012年   7篇
  2011年   16篇
  2010年   4篇
  2009年   5篇
  2008年   4篇
  2006年   1篇
排序方式: 共有40条查询结果,搜索用时 171 毫秒
1.
改进型循环折叠共源共栅放大器的分析与实现   总被引:1,自引:1,他引:0  
李一雷  韩科峰  闫娜  谈熙  闵昊 《半导体学报》2012,33(2):025002-7
本文分析并实现了一种改进型循环折叠共源共栅放大器(IRFC)。本文分析了IRFC并将其与循环折叠共源共栅放大器(RFC)和传统折叠共源共栅放大器(FC)进行了比较,并证明IRFC能显著提升跨导、压摆率和噪声性能。放大器由0.13微米工艺实现,测试结果表明在相同功耗和面积的条件下,IRFC的单位增益带宽和压摆率是FC的3倍,并且是RFC的1.5倍。  相似文献   
2.
提出一种基于双频比相的无源超高频射频识别(UHF-RFID)实时定位系统(RTLS).与传统射频识别定位系统相比,该方法带宽小,精度高.分析了双频比相测距原理在无源RFID系统中的适用性,通过理论计算得到非理想因素对测距精度的影响,并在Simulink平台上进行建模.仿真结果表明,I-Q相对失配度小于0.08,基带信噪比为21.5 dB时,系统定位精度可小于0.5 m.  相似文献   
3.
An ultra-high-frequency (UHF) radio frequency identification (RFID) secure tag chip with a non-crypto mode and a crypto mode is presented. During the supply chain management, the tag works in the non-crypto mode in which the on-chip crypto engine is not enabled and the tag chip has a sensitivity of -12.8 dBm for long range communication. At the point of sales (POS), the tag will be switched to the crypto mode in order to protect the privacy of customers. In the crypto mode, an advanced encryption standard (AES) crypto engine is enabled and the sensitivity of the tag chip is switched to +2 dBm for short range communication, which is a method of physical protection. The tag chip is implemented and verified in a standard 0.13-μm CMOS process.  相似文献   
4.
As the tuning frequency of an integrated LC-voltage controlled oscillator (LC-VCO) increases, it is difficult to co-design the active negative resistance core and the varactor to achieve wideband frequency range, low phase noise, constant bandwidth and small tuning gain together. The presented VCO solves the problem by designing a set of changeable varactor units. The whole VCO was implemented in a 0.18μm CMOS process. The measured result shows -120 dBc/Hz phase noise at 1 MHz offset. The measured tuning range is from 4.2 to 5 GHz and the tuning gain is 8-10 MHz/V. The VCO draws 4 mA from a 1.5 V supply voltage.  相似文献   
5.
This paper describes the analysis and design of a 0.13μm CMOS tunable receiver front-end that supports 8 TDD LTE bands,covering the 1.8-2.7 GHz frequency band and supporting the 5/10/15/20 MHz bandwidth and QPSK/16QAM/64QAM modulation schemes.The novel zero-IF receiver core consists of a tunable narrowband variable gain low-noise amplifier(LNA),a current commutating passive down-conversion mixer with a 2nd order low pass trans-impedance amplifier,an LO divider,a rough gain step variable gain pre-amplifier,a tunable 4th order Chebyshev channel select active-RC low pass filter with cutoff frequency calibration circuit and a fine gain step variable gain amplifier.The LNA can be tuned by reconfiguring the output parallel LC tank to the responding frequency band,eliminating the fixed center frequency multiple LNA array for a multi-mode receiver. The large various gain range and bandwidth of the analog baseband can also be tuned by digital configuration to satisfy the specification requirement of various bandwidth and modulation schemes.The test chip is implemented in an SMIC 0.13μm 1P8M CMOS process.The full receiver achieves 4.6 dB NF,-14.5 dBm out of band IIP3, 30-94 dB gain range and consumes 54 mA with a 1.2 V power supply.  相似文献   
6.
设计了一个应用于软件无线电接收机中的宽带无源下变频混频器,采用SMIC 0.13μm RF工艺实现,芯片面积0.42 mm<'2>.测试结果表明:在1.2 V电源电压下消耗了9 mA电流,工作频段0.9~2.2 GHz,电压转换增益17 dB,HP3 6~7 dBm,IIP2 40~42 dBm,DSB NF 17.5...  相似文献   
7.
提出了一种应用于射频接收机自动增益控制(AGC)环路中的10位1 MS/s逐次逼近型模数转换器(SARADC).动态高精度比较器和自举开关技术应用在设计中,在保证转换速度和精度的同时,降低了电路功耗.芯片采用SMIC 0.13μm IP8M RF CMOS工艺实现.测试结果表明,在1.2 V电源电压下,采样率为1 MS...  相似文献   
8.
A wideband CMOS variable gain low noise amplifier(VGLNA) based on a single-to-differential(S2D) stage and resistive attenuator is presented for TV tuner applications.Detailed analysis of input matching,noise figure(NF) and linearity for S2D is given.A highly linear passive resistive attenuator is proposed to provide 6 dB attenuation and input matching for each gain stage.The chip was fabricated by a 0.18μm 1P6M CMOS process, and the measurements show that the VGLNA covers a gain range over 36.4 dB and achieves a maximum gain of 21.3 dB,a minimum NF of 3.0 dB,an IIP3 of 0.9 dBm and an IIP2 of 26.3 dBm at high gain mode with a power consumption less than 10 mA from a 1.8 V supply.  相似文献   
9.
应用于软件无线电的四阶可重构模拟基带滤波器   总被引:2,自引:2,他引:0  
本文提出了一个应用于软件无线电的四阶可重构模拟基带滤波器。该滤波器采用有数字辅助的有源RC低通结构,可以灵活地改变滤波器的特性,比如截止频率,选择性,类型,噪声,增益和功耗。为了同时达到优化噪声和调节功耗的目的,这里采用了一种新的可配置运放结构。该芯片采用SMIC 0.13μm CMOS工艺制作。主体滤波器和频率校准电路的面积分别为1.8 × 0.8 mm2和0.48 × 0.25 mm2。测试结果表明,该滤波器可以提供巴特沃斯和切比雪夫两种响应,而且截止频率可以覆盖从280kHz 到15MHz的宽带范围,同时可调增益范围为0dB到18dB。在1.2V的电源电压下获得29dBm的IIP3。根据给定的协议,输入参考噪声密度在41 nV/Hz½ 到133 nV/Hz½之间变化,低频带和高频带模式分别消耗了5.46mW和8.74mW的功耗。  相似文献   
10.
倪熔华  谈熙  唐长文  闵昊 《半导体学报》2008,29(6):1128-1135
分析了共用跨导级的正交下变频混频器的性能,包括电压转换增益、线性度、噪声系数和镜象抑制比,分析表明其在电流开关模式下比传统的Gilbert混频器对具有更好的性能.设计并优化了一个基于共用跨导级结构的用于超高频RFID阅读器的正交下变频混频器.在915MHz频段上,该混频器测得12.5dB的转换增益,10dBm的IIP3 ,58dBm的IIP2和17.6dB的SSB噪声系数.芯片采用0.18μm 1P6M RF CMOS工艺实现,在1.8V的电源电压下仅消耗3mA电流.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号