排序方式: 共有23条查询结果,搜索用时 31 毫秒
1.
2.
概述了第三代移动通信系统的研究、发展及标准化过程、介绍了截止1998年6月底各地区组织向国际电联(ITU)提交的最新无线传输技术候选方案,对其中引人注目的宽带CDMA方案的技术优点与特性进行了论述。 相似文献
3.
4.
正This paper presents a wideband low noise amplifier(LNA) for multi-standard radio applications.The low noise characteristic is achieved by the noise-canceling technique while the bandwidth is enhanced by gateinductive -peaking technique.High-frequency noise performance is consequently improved by the flattened gain over the entire operating frequency band.Fabricated in 0.18μm CMOS process,the LNA achieves 2.5 GHz of -3 dB bandwidth and 16 dB of gain.The gain variation is within±0.8 dB from 300 MHz to 2.2 GHz.The measured noise figure(NF) and average HP3 are 3.4 dB and -2 dBm,respectively.The proposed LNA occupies 0.39 mm2 core chip area.Operating at 1.8 V,the LNA drains a current of 11.7 mA. 相似文献
5.
采用SMIC 0.18 μm 1P6 M RF CMOS工艺设计了一个4.8 GHz LC压控振荡器,该压控振荡器应用于无线传感SoC芯片射频前端频率综合器中.电路核心采用带电阻反馈的差分负阻结构,因此具有良好的相位噪声性能;2bit的开关电容阵列进一步提高了电路的调谐范围;共源级输出缓冲提供了较好的反向隔离度.所设计的芯片版图面积为600 μm×475μm.在电源电压为1.8 V时,后仿真结果表明,电路调谐范围最高可达40%,有效地补偿了工艺角偏差;在4.95 GHz处,后仿真测得的相位噪声为-125.3 dBc/Hz @ 3 MHz,优于系统要求5.3 dB;核心电路工作电流约5.2 mA. 相似文献
6.
一种低调谐增益变化、自适应功率控制的宽带电感电容压控振荡器 总被引:2,自引:2,他引:0
本文提出了一种电感电容宽带压控振荡器结构。为解决宽输出频率范围对振荡器调谐增益和起振条件的影响,设计了具有优化单位值的二进制开关可变电容阵列和二进制开关负阻抗阵列。该振荡器采用0.18um工艺制造,其输出频率范围约为1.9-3.1GHz。在1.8V电压下,消耗电流为14.2mA-4mA。测试结果表明,采用本文所提出调谐增益抑制技术,在整个频率调谐范围内调谐增益的变化为50-60MHz/V. 在3GHz频率处1MHz频偏下的相位噪声为-117dBc/Hz. 相似文献
7.
简要介绍了宽带无线接入IEEE802.16a标准,重点研究并用计算机仿真方法比较了几种基于OFDM的信道估计算法在固定无线信道下的性能。结果表明LS算法比较适合固定宽带无线信道。 相似文献
8.
9.
10.
This paper presents a reconfigurable quadrature passive mixer for multimode multistandard receivers. By using controllable transconductor and transimpedance-amplifier stages, the voltage conversion gain of the mixer is reconfigured according to the requirement of the selected communication standard Other characteristics such as noises figure, linearity and power consumption are also reconfigured consequently. The design concept is verified by implementing a quadrature passive mixer in 0.18 μm CMOS technology. On wafer measurement results show that, with the input radio frequency ranges from 700 MHz to 2.3 GHz, the mixer achieves a controllable voltage conversion gain from 4 to 22 dB with a step size of 6 dB. The measured maximum ⅡP3 is 8.5 dBm and the minimum noise figure is 8.0 dB. The consumed current for a single branch (I or Q) ranges from 3.1 to 5.6 mA from a 1.8 V supply voltage. The chip occupies an area of 0.71 mm2 including pads. 相似文献