Performance analysis of a complete adiabatic logic system driven by the proposed power clock generator |
| |
Authors: | Jitendra Kanungo and S Dasgupta |
| |
Affiliation: | Department of Electronics & Communication Engineering, Jaypee University of Engineering & Technology, Guna-473226, India;Microelectronics & VLSI Group, Department of Electronics & Communication Engineering Indian Institute of Technology, Roorkee-247667, India |
| |
Abstract: | We analyze the energy performance of a complete adiabatic circuit/system including the Power Clock Generator (PCG) at the 90 nm CMOS technology node. The energy performance in terms of the conversion efficiency of the PCG is extensively carried out under the variations of supply voltage, process corner and the driver transistor's width. We propose an energy-efficient singe cycle control circuit based on the two-stage comparator for the synchronous charge recovery sinusoidal power clock generator (PCG). The proposed PCG is used to drive the 4-bit adiabatic Ripple Carry Adder (RCA) and their simulation results are compared with the adiabatic RCA driven by the reported PCG. We have also simulated the logically equivalent static CMOS RCA circuit to compare the energy saving of adiabatic and non-adiabatic logic circuits. In the clock frequency range from 25 MHz to 1GHz, the proposed PCG gives a maximum conversion efficiency of 56.48%. This research work shows how the design of an efficient PCG increases the energy saving of adiabatic logic. |
| |
Keywords: | clock-generator energy recovery logic low power single phase sinusoidal clock |
本文献已被 维普 万方数据 等数据库收录! |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |
|