Experimental results of simplicial cnn digital pixel processor

Experimental results of an integrated circuit implementing a simplicial cellular nonlinear network digital pixel processor are presented. The prototype has a 7 times 6 cells array, and works as expected at a testing clock speed of 10 MHz.