| 高速OFDM系统中分时ADC失配误差校准技术 |
| |
| 引用本文： | 彭慧琴,阎波,沈建.高速OFDM系统中分时ADC失配误差校准技术[J].微电子学,2014(5):565-568,572. |
| |
| 作者姓名： | 彭慧琴 阎波 沈建 |
| |
| 作者单位： | 电子科技大学 通信与信息工程学院, 成都 611731;电子科技大学 通信与信息工程学院, 成都 611731;电子科技大学 通信与信息工程学院, 成都 611731 |
| |
| 基金项目： | 国家自然科学基金资助项目(61006027)；新世纪优秀人才支持计划资助项目(NCET-10-0297) |
| |
| 摘 要： | 在高速OFDM接收机中利用分时ADC(TIADC)对接收信号进行采样,解决了单片ADC不能满足传输速率高达数Gb/s的通信系统需求的难题。由于TIADC各通道间的不匹配,时钟失配误差和增益失配误差大大影响了系统性能。在传输速率为4 Gb/s的OFDM系统中,利用4通道TIADC对接收信号进行采样,对两种失配误差和信道进行联合估计与均衡,并针对64QAM符号调制,对TIADC进行采样精度仿真。仿真结果证明,校准后的9位TIADC可以使系统误码率接近理想值。
|
| 关 键 词： | 分时ADC 高速OFDM接收机 时钟失配误差 联合均衡 |
| 收稿时间： | 2013/7/24 0:00:00 |
Mismatch Correction for Time-Interleaved ADC in High Speed OFDM System |
| |
| PENG Huiqin,YAN Bo and SHEN Jian.Mismatch Correction for Time-Interleaved ADC in High Speed OFDM System[J].Microelectronics,2014(5):565-568,572. |
| |
| Authors: | PENG Huiqin YAN Bo and SHEN Jian |
| |
| Affiliation: | School of Communication and Information Engineering, Univ. of Electronic Science and Technology of China, Chengdu 611731, P. R. China;School of Communication and Information Engineering, Univ. of Electronic Science and Technology of China, Chengdu 611731, P. R. China;School of Communication and Information Engineering, Univ. of Electronic Science and Technology of China, Chengdu 611731, P. R. China |
| |
| Abstract: | Generally a single ADC can not meet the demand of communication system with transmission rate up to several Gb/s. This problem was solved by using the time-interleaved analog-to-digital converter to sample the received signal in the high speed OFDM. However, timing mismatch and gain mismatch greatly degraded the system performance due to the different channel mismatch in TIADC. In the OFDM system with transmission rate up to 4 Gb/s, the received signal was sampled by a 4 channel TIADC. Joint estimation and equalization were carried out to deal with the mismatch error and channel. With regard to the 64QAM symbol modulation, the sampling resolution of TIADC was simulated. Simulation results showed that the 9 bit TIADC calibrated could make the system bit error rate close to the ideal value. |
| |
| Keywords: | |
|
| 点击此处可从《微电子学》浏览原始摘要信息 |
|
点击此处可从《微电子学》下载全文 |
|
