| 基于二进制插桩的ASIP处理器指令集混合仿真方法 |
| |
| 引用本文： | 邱吉,高翔,彭飞,汪文祥,蒋毅飞.基于二进制插桩的ASIP处理器指令集混合仿真方法[J].计算机研究与发展,2012(Z1):330-335. |
| |
| 作者姓名： | 邱吉 高翔 彭飞 汪文祥 蒋毅飞 |
| |
| 作者单位： | 中国科学院计算技术研究所;中国科学院研究生院;中国科学技术大学计算机学院;上海高性能集成电路设计中心 |
| |
| 基金项目： | 国家“核高基”科技重大专项课题基金项目(2009ZX01028-002-003,2009ZX01029-001-003);国家“八六三”高技术研究发展计划基金项目(2008AA010901);国家自然科学基金项目(60736012,60921002,61070025,61050002,60803029,61173001,61003064) |
| |
| 摘 要： | 指令集仿真器在ASIP处理器硅前软件开发中发挥着重要的作用,但使用传统仿真方法的指令集仿真器仿真速度较慢.基于二进制插桩,提出了ASIP处理器指令集混合仿真方法,以混合仿真的方式,使基础指令直接运行在宿主机上,仅对扩展指令仿真,从而降低仿真开销,提升仿真速度.实验表明,采用此方法对主流高清音视频解码软件进行仿真的平均速度达到了1058.5MIPS,是采用当前先进的动态二进制翻译仿真方法仿真器速度的34.7倍.
|
| 关 键 词： | 指令集仿真 专用指令集处理器 混合仿真 二进制插桩 |
A Binary-Instrumentation-Based Instruction Set Hybrid Simulation Method for ASIP |
| |
| Qiu Ji,Gao Xiang,Peng Fei,Wang Wenxiang,and Jiang Yifei.A Binary-Instrumentation-Based Instruction Set Hybrid Simulation Method for ASIP[J].Journal of Computer Research and Development,2012(Z1):330-335. |
| |
| Authors: | Qiu Ji Gao Xiang Peng Fei Wang Wenxiang and Jiang Yifei |
| |
| Affiliation: | 1(Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100190) 2(Graduate University of Chinese Academy of Sciences, Beijing 100049) 3(School of Computer Science and Technology, University of Science and Technology of China, Hefei 230027) 4(Shanghai Hi-Performance IC Design Center, Shanghai 201204) |
| |
| Abstract: | Instruction set simulator (ISS) plays an important role in pre-silicon software development for application specific instruction set processors (ASIP). However, the speed of traditional simulation is too slow to effectively support full-scale software development. A hybrid simulation method based on binary instrumentation is proposed, in which, only extension instructions are simulated on the ISS while basic instructions can be executed fast and natively on the host machine. Experimental results show that when applying the proposed method to mainstream high definition video and audio decoder, the average simulation speed is up to 1058.5MIPS, which is 34.7 times of the speed when using the state-of-art dynamic binary translation simulation method. |
| |
| Keywords: | instruction set simulation application specific instruction set processors (ASIP) hybrid simulation binary instrumentation |
| 本文献已被 CNKI 等数据库收录！ |
|
