| 高速数据采集系统设计 |
| |
| 引用本文： | 张俊杰,章凤麟,叶家骏.高速数据采集系统设计[J].计算机工程,2009,35(1):207-209. |
| |
| 作者姓名： | 张俊杰 章凤麟 叶家骏 |
| |
| 作者单位： | 上海大学特种光纤与光接入网教育部重点实验室,上海,200072 |
| |
| 基金项目： | 国家自然科学基金，上海市优秀青年教师基金，上海市重点学科建设项目 |
| |
| 摘 要： | 为满足雷达信号采集的要求，设计一个12bit100MS／s的基于PCI总线的数据采集系统。该系统能够实现6GB数据的实时采集与存储。可编程逻辑器件控制数据的采集、存储与传输。PCI数据传输采用PCI主模式，传输速率达到60MB／s，采集信号的信噪比达到55dB（30MHz模拟信号）。
|
| 关 键 词： | PCI控制器 可编程器件 抖动 信噪比 |
Design of High Speed Data Acquisition System |
| |
| ZHANG Jun-jie,ZHANG Feng-lin,YE Jia-jun.Design of High Speed Data Acquisition System[J].Computer Engineering,2009,35(1):207-209. |
| |
| Authors: | ZHANG Jun-jie ZHANG Feng-lin YE Jia-jun |
| |
| Affiliation: | Key Laboratory of Special Fiber Optics and Optical Access Networks;Ministry of Education;Shanghai University;Shanghai 200072 |
| |
| Abstract: | A 100 MS/s data acquisition system based on PCI bus is designed to meet the need of high-speed radar signal sampling. The 6 GB sampling ADC data can be saved on this card and transferred to the computer simultaneously, which is controlled by one FPGA chip. The transfer rate between this card and the computer can reach up 60 MB/s. The SNR of the sampled data can reach 55 dB at 30 MHz. |
| |
| Keywords: | PCI controller FPGA jitter SNR |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《计算机工程》浏览原始摘要信息 |
|
点击此处可从《计算机工程》下载全文 |
