首页 | 本学科首页   官方微博 | 高级检索  
     

应用于AMOLED源极驱动的高精度DAC设计
引用本文:孟宇,尹勇生,宇跃峰,邓红辉,贾晨.应用于AMOLED源极驱动的高精度DAC设计[J].液晶与显示,2019,34(4):379-385.
作者姓名:孟宇  尹勇生  宇跃峰  邓红辉  贾晨
作者单位:1. 合肥工业大学 微电子设计研究所, 安徽 合肥 230009;
2. 深圳清华大学研究院, 广东 深圳 518057
基金项目:国家自然科学基金(No.61704043);中央高校基本科研业务费专项资金(No.JD2016JGPY0003);深圳市科创委技术攻关项目(No.JSGG20170413153845042)
摘    要:针对OLED显示面板更高分辨率、更高精度的需求,本文提出了一种应用于高分辨率AMOLED源极驱动的高精度10bit DAC结构。设计的DAC由6bit的GAMMA校正电阻串DAC及4bit的基于尾电流源插值的输出缓冲器级联构成,达到高精度的同时占用较小的芯片面积。为进一步提高AMOLED驱动的灰阶电压精度,增加了一个DAC斜率可编程单元对线性DAC输出曲线进行进一步调节,以更好地拟合AMOLED显示屏所需的灰阶-电压曲线,此外,输出缓冲器采用尾电流源插值的方法来实现高精度的第二级DAC。在UMC 80nm CMOS工艺下,仿真结果表明设计的DAC的最大INL和DNL分别为0.47LSB、0.24LSB。在10kΩ电阻及30pF电容负载下,DAC电压从最低灰阶到最高灰阶的建立时间为3.38μs。驱动电路可以快速、精确地将图像数据转换为建立在像素电路上的电压,满足分辨率为1080×2 160驱动芯片的应用需求。

关 键 词:源极驱动  高精度DAC  斜率编程  插值
收稿时间:2018-10-17

High precision DAC design for AMOLED source drive
MENG Yu,YIN Yong-sheng,YU Yue-feng,DENG Hong-hui,JIA Chen.High precision DAC design for AMOLED source drive[J].Chinese Journal of Liquid Crystals and Displays,2019,34(4):379-385.
Authors:MENG Yu  YIN Yong-sheng  YU Yue-feng  DENG Hong-hui  JIA Chen
Affiliation:1. Institute of VLSI Design, Hefei University of Technology, Hefei 230009, China;
2. Research Institute of Tsinghua University in Shenzhen, Shenzhen 518057, China
Abstract:The paper proposes a high-precision 10-bit DAC structure for high resolution AMOLED source drive for higher resolution and higher precision of OLED display panel.The DAC consists of a 6-bit GAMMA correction resistor-string DAC and a 4-bit output buffer based on interpolation of the tail current,achieve high precision while occupying a small chip area.In order to further improve the gray-voltage precision of AMOLED drive, a DAC slope programmable unit is added to further adjust the linear DAC output curve to better fit the gray-voltage curve required by AMOLED display. In addition, the output buffer adopts the interpolation method of tail current to realize the high-precision sub-DAC. The simulation results under UMC 80 nm CMOS process show that the proposed DAC with INL and DNL of 0.47 LSB and 0.24 LSB, respectively. The settling time of DAC voltage from the lowest gray-scale to the highest gray-scale is 3.38 μs with a 10 kΩ resistance and 30 pF capacitance load. The drive circuit can quickly and accurately convert the image data to the voltage established on the pixel circuit, it can satisfy the application requirements of drive chip with resolution of 1 080×2 160.
Keywords:source drive  high-precision DAC  slope programmable  interpolation
本文献已被 CNKI 维普 等数据库收录!
点击此处可从《液晶与显示》浏览原始摘要信息
点击此处可从《液晶与显示》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号