Design for Low Power Testing of Computation Modules with Contiguous Subspace in VLSI |
| |
Authors: | Ji-Xue Xiao Yong-Le Xie Guang-Ju Chen |
| |
Affiliation: | 1. School of Mechanical Engineering and Automation, Xihua University, Chengdu, 610039, China 2. School of Automation Engineering, University of Electronic Science and Technology of China, Chengdu, 610054, China |
| |
Abstract: | A kind of pseudo Gray code presentation of test patterns based on accumulation generators is presented and a low power test scheme is proposed to test eomputationai function modules with contiguous subspace in very large scale integration (VLSI), especially in digital signal processors (DSP). If test patterns from accumulators for the modules are encoded in the pseudo Gray code presentation, the switching activities of the modules are reduced, and the decrease of the test power consumption is resulted in. Results of experimentation based on FPGA show that the test approach can reduce dynamic power consumption by an average of 17.40% for 8-bit ripple carry adder consisting of 3-2 counters. Then implementation of the low power test in hardware is exploited. Because of the reuse of adders, introduction of additional XOR logic gates is avoided successfully. The design minimizes additional hardware overhead for test and needs no adjustment of circuit structure. The low power test can detect any combinational stuck-at fault within the basic building block without any degradation of original circuit performance. |
| |
Keywords: | Adder design digital signal processors (DSP) low power test |
本文献已被 维普 万方数据 等数据库收录! |
|