| 基于SoPC的二维IDCT分布式算法的IP核研究 |
| |
| 引用本文： | 付扬,邓超.基于SoPC的二维IDCT分布式算法的IP核研究[J].电子技术应用,2011,37(4):126-129,137. |
| |
| 作者姓名： | 付扬 邓超 |
| |
| 作者单位： | 北京工商大学,计算机与信息工程学院,北京,100048 |
| |
| 基金项目： | 北京市教委面上项目资助 |
| |
| 摘 要： | 研究基于SOPC的视频解码系统中二维IDCT硬件设计与实现.针对二维IDCT的运算量大、乘法运算多,导致占用FPGA资源多和系统速度慢等问题,其设计采用-维IDCT复用,研究分布式算法实现乘法累加,并使用偏移二进制编码来减小其查找表大小,其直接占用FPGA逻辑单元内的查找表LUT,没有寄存器或内置RAM.综合结果表明,...
|
| 关 键 词： | 可编程片上系统 IP核 离散余弦逆变换 分布式算法 偏移二进制编码 |
The IP core research of 2D IDCT distributed algorithm based on SoPC |
| |
| Fu Yang,Deng Chao.The IP core research of 2D IDCT distributed algorithm based on SoPC[J].Application of Electronic Technique,2011,37(4):126-129,137. |
| |
| Authors: | Fu Yang Deng Chao |
| |
| Affiliation: | Fu Yang,Deng Chao (Computer and Information Engineering Institute,Beijing Technology and Business University,Beijing 100048,China) |
| |
| Abstract: | Research SoPC system of two-dimensional IDCT hardware design and implementation.Two-dimensional IDCT for computing capacity,multiplication and more,making the occupation of FPGA resources and system slow and so many disadvantages,the design uses a distributed algorithm multiply-accumulate,and use the offset binary coding to reduce the size of the lookup table can be directly FPGA logic cells using the look-up table LUT,there are no registers or internal RAM.The synthesis results show that the chip takes few... |
| |
| Keywords: | SoPC IP core IDCT DA OBC |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
