A 1 Gbit synchronous dynamic random access memory with anindependent subarray-controlled scheme and a hierarchical decodingscheme |
| |
Authors: | Kyuchan Lee Changhyun Kim Hongil Yoon Keum-Yong Kim Byung-Sik Moon Sang-Bo Lee Jung-Hwa Lee Nam-Jong Kim Soo-In Cho |
| |
Affiliation: | DRAM Design, Samsung Electron. Co. Ltd., Kyungki-Do; |
| |
Abstract: | A prototype 1 Gbit synchronous DRAM with independent subarray-controlled isolation and hierarchical decoding schemes is demonstrated to alleviate the difficulties encountered in high-density devices with regard to failure analysis and performance optimization. The scheme to isolate memory arrays from “hard” defects and to overcome the dc leakages of “soft” defects with external sources allows monitoring of the leakage current for the defect analysis and testing of the device without being limited by the capabilities of on-chip voltage sources. A hierarchical decoding scheme with a dynamic CMOS series logic predecoder achieves improvements in circuit speed, power, and complexity. As a result, evaluation of the prototype devices can be facilitated, and the optimized circuit schemes achieve enhanced circuit performance. A fully working 1 Gbit synchronous DRAM with a chip size of 570 mm2 was fabricated using a 0.16 μm CMOS process and tested for excellent functionality up to 143 MHz |
| |
Keywords: | |
|
|