Code generation for a systolic computer

An experiment of a mechanical code generation for a programmable systolic computer is reported. Two-dimensional systolic arrays are automatically reduced to one dimension, and code is generated for the one-dimensional processor array Warp. The technique is demonstrated with two examples: matrix multiplication and LU decomposition.