| 基于FPGA的数字化正交解调接收机最优设计 |
| |
| 引用本文： | 邱兆坤,马云,王伟,陈曾平.基于FPGA的数字化正交解调接收机最优设计[J].电子与信息学报,2006,28(1):41-44. |
| |
| 作者姓名： | 邱兆坤 马云 王伟 陈曾平 |
| |
| 作者单位： | 国防科技大学ATR国家重点实验室,长沙,410073 |
| |
| 摘 要： | 结合抽取滤波器的多项滤波结构，在一定条件下，推导出了一种含抽取正交解调接收机最优结构设计方法。在FPGA乘法器资源相同的条件下，采用最优结构设计的接收机内部FIR滤波器阶数比直接实现形式高了近4倍。最后给出了设计实例。
|
| 关 键 词： | 正交解调 多项滤波 |
| 文章编号： | 1009-5896（2006）01-0041-04 |
| 收稿时间： | 2004-06-17 |
| 修稿时间： | 2004-09-09 |
Optimization Design of Digital Quadrature Demodulation Receiver Based on FPGA |
| |
| Qiu Zhao-kun,Ma Yun,Wang Wei,Chen Zeng-ping.Optimization Design of Digital Quadrature Demodulation Receiver Based on FPGA[J].Journal of Electronics & Information Technology,2006,28(1):41-44. |
| |
| Authors: | Qiu Zhao-kun Ma Yun Wang Wei Chen Zeng-ping |
| |
| Affiliation: | ATR Lab, National Univ. of Defense Technology, Changsha 410073, China |
| |
| Abstract: | Under certain conditions, combining the polyphase filtering structure of decimation filter, optimum design method of quadrature demodulation receiver, which owns decimation structure. With the put forward an same number of multipliers in FPGA, the order of FIR filter in receiver with above optimum structure is nearly 4 times than it implemented in direct way. Finally the design instance is given. |
| |
| Keywords: | FPGA |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《电子与信息学报》浏览原始摘要信息 |
|
点击此处可从《电子与信息学报》下载全文 |
