| 一种应用于8×8二维DCT/IDCT的高效结构 |
| |
| 引用本文： | 山洪刚,郑南宁,杨国安,张光烈.一种应用于8×8二维DCT/IDCT的高效结构[J].半导体技术,2002,27(6):13-17. |
| |
| 作者姓名： | 山洪刚 郑南宁 杨国安 张光烈 |
| |
| 作者单位： | 西安交通大学人工智能与机器人研究所,陕西,西安,710049 |
| |
| 摘 要： | 设计实现了二维离散余弦变换和逆变换.采用的DCT快速算法和基于分配算法(DA)的乘法-累加器(MAC)结构,极大地减少了硬件资源需求,并能达到很高的处理速度,计算精度满足CCITT标准要求.
|
| 关 键 词： | 离散余弦变换 现场可编程门阵列 图像压缩 |
| 文章编号： | 1003-353X(2002)06-0013-05 |
A cost-effective architecture for 8 × 8 two dimensional forward DCT and inverse DCT |
| |
| SHAN Hong-gang,ZHENG Nan-ning,YANG Guo-an,ZHANG Guang-lie.A cost-effective architecture for 8 × 8 two dimensional forward DCT and inverse DCT[J].Semiconductor Technology,2002,27(6):13-17. |
| |
| Authors: | SHAN Hong-gang ZHENG Nan-ning YANG Guo-an ZHANG Guang-lie |
| |
| Abstract: | This paper describes implementation of two-dimensional forward and inversediscrete cosine transform. This architecture applies a fast DCT algorithm and multiplier-accumula-tor based on the distributed algorithm, which has been contributed to reduce hardware requirementand to achieve high-speed operation. The 2-D DCT scheme satisfies the accuracy specification ofCCITT recommendation. |
| |
| Keywords: | DCT FPGA image compression |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
