| 多相抽取滤波器的FPGA实现 |
| |
| 引用本文： | 谢海霞,孙志雄.多相抽取滤波器的FPGA实现[J].电子器件,2012,35(3):331-333. |
| |
| 作者姓名： | 谢海霞 孙志雄 |
| |
| 作者单位： | 琼州学院电子信息工程学院,海南三亚,572022 |
| |
| 基金项目： | 海南省自然科学基金项目，三亚市院地科技合作项目，三亚市院地科技合作项目 |
| |
| 摘 要： | 信号的多相分解在多抽样率信号处理中有着重要的作用.介绍了多相分解的基本理论,结合FIR抽取滤波器的多相分解形式,用Verilog HDL语言来实现2倍抽取滤波器的多相结构,QuartusⅡ软件仿真输出波形,并且用MATLAB对仿真结果进行验证并作比较.结果正确,最后将编程数据文件下载到FPGA芯片上.多相抽取滤波器的设计方法是可行的,整个设计过程由软件实现,参数易于修改.
|
| 关 键 词： | 抽取滤波器 多相分解 FPGA Verilog HDL |
The Realization of Polyphase Decimation Filter on FPGA |
| |
| XIE Haixia
,
SUN Zhixiong.The Realization of Polyphase Decimation Filter on FPGA[J].Journal of Electron Devices,2012,35(3):331-333. |
| |
| Authors: | XIE Haixia SUN Zhixiong |
| |
| Affiliation: | (School of Electronic and Information Engineering,Qiongzhou University,Sanya Hainan 572022,China) |
| |
| Abstract: | Polyphase decomposition played an important role in multi-rate signals processing.The paper introduced the polyphase decomposition theory,combined with the polyphase decomposition form of the FIR decimation filter,realized 2 times polyphase structure decimation filter with Verilog HDL,simulated waveform by Quartus,verified the result and compared it with the theory value by MATLAB,which was correct.Finally,the programmable file was downloaded to FPGA.The design method of polyphase decimation filter was feasible;the entire design process was realized by software,easy to modify the parameter. |
| |
| Keywords: | decimation filter polyphase decomposition FPGA Verilog HDL |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
| 点击此处可从《电子器件》浏览原始摘要信息 |
|
点击此处可从《电子器件》下载全文 |
|
