|
|||||
|
|
A systolic processor array for the quadrant interlocking elimination method |
|
| Abstract: | In this paper a systolic array is presented for the solution of linear equations occurring in scientific and engineering calculations. The new systolic array is based on the parallel Quadrant Interlocking Elimination method of Evans and Hadjidimos [1]. |
| Keywords: | Systolic array linear equations solver Quadrant Interlocking elimination |