Abstract: | A modular upgrade design for packet transport switch nodes is presented where packet loss is dramatically reduced by intra‐module and inter‐module buffer sharing. This modular design offers significant cost and power reduction in a high‐data‐rate system where buffers are highly costly and power‐greedy. |