RTL DFT Techniques to Enhance Defect Coverage for Functional Test Sequences |
| |
Authors: | Hongxia Fang Krishnendu Chakrabarty Hideo Fujiwara |
| |
Affiliation: | (1) Department of Electrical and Computer Engineering, Duke University, Box 90291, 130 Hudson Hall, Durham, NC 27708, USA;(2) Graduate School of Information Science, Nara Institute of Science and Technology, Kansai Science City, Nara 630-0192, Japan |
| |
Abstract: | Functional test sequences are often used in manufacturing testing to target defects that are not detected by structural test.
However, they suffer from low defect coverage since they are mostly derived in practice from existing design-verification
test sequences. Therefore, there is a need to increase their effectiveness using design-for-testability (DFT) techniques.
We present a DFT method that uses the register-transfer level (RTL) output deviations metric to select observation points
for an RTL design and a given functional test sequence. Simulation results for six ITC′99 circuits show that the proposed method outperforms two baseline methods for several gate-level coverage metrics, including
stuck-at, transition, bridging, and gate-equivalent fault coverage. Moreover, by inserting a small subset of all possible
observation points using the proposed method, significant fault coverage increase is obtained for all benchmark circuits. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|