|
|||||
|
|
SLIP: symbolic layout of integrated circuits with compaction |
|
| Authors: | AE Dunlop |
| Affiliation: | Bell Laboratories, Murray Hill, New Jersey 07974, USA |
| Abstract: | |
| Keywords: | |
| 本文献已被 ScienceDirect 等数据库收录！ | |
|
||||||||||||||||||||
|
||||||||||||||||||||
|
||||||||||||||||||||
|
|
|
|
| 设为首页 | 免责声明 | 关于勤云 | 加入收藏 |
|
Copyright©北京勤云科技发展有限公司 京ICP备09084417号 |