Excess gate current in the static induction transistor

In SIT devices an excess gate current flows at high drain-source voltages. This current originates from an impact multiplication of the drain current majority carriers. A simple method is presented for the calculation of this excess current. The method is based on a one dimensional analysis of the potential distribution and the ionization integral. Good agreement between measured and calculated results has been achieved.