Abstract: | This letter proposes a method to properly formulate the analysis of VLSI circuits through a set of well‐conditioned equations. This system of equations can then be efficiently solved by means of an iterative solution method. Copyright 2004 © John Wiley & Sons, Ltd. |