| 一种三维SoCs绑定前的测试时间优化方法 |
| |
| 引用本文： | 欧阳一鸣,刘蓓,梁华国.一种三维SoCs绑定前的测试时间优化方法[J].电子测量与仪器学报,2011,25(2):164-169. |
| |
| 作者姓名： | 欧阳一鸣 刘蓓 梁华国 |
| |
| 作者单位： | 合肥工业大学计算机与信息学院,合肥,230009 |
| |
| 基金项目： | 国家自然科学基金，安徽省自然科学基金，安徽高校省级自然科学研究重点项目，国家自然科学基金重点项目 |
| |
| 摘 要： | 提出了一种在引脚和功耗限制下3D SoCs的绑定前测试方法.对IP核细粒度划分,将每个IP核的触发器数均衡分布到各层芯片上,利用TSV进行互连,设计出一种新颖的三维结构的测试外壳扫描链,同时在功耗和引脚限制下对IP核进行测试调度.实验结果表明,该方法使得芯片的测试时间获得大幅度降低的同时对功耗的需求很小.
|
| 关 键 词： | 三维片上系统 三维扫描链设计 测试调度 测试时间 |
Optimizing method for pre-bond test time on three-dimensional SoCs |
| |
| Ouyang Yiming,Liu Bei,Liang Huaguo.Optimizing method for pre-bond test time on three-dimensional SoCs[J].Journal of Electronic Measurement and Instrument,2011,25(2):164-169. |
| |
| Authors: | Ouyang Yiming Liu Bei Liang Huaguo |
| |
| Affiliation: | Ouyang Yiming Liu Bei Liang Huaguo(School of Computer and Information,Hefei University of Technology,Hefei 230009,China) |
| |
| Abstract: | A test method for 3D SoCs under pre-bond test pins and power consumption constraint is presented in this paper.Use fine-granularity partitioning for cores,the number of flip flops in each IP core are partitioned balanced into each layers and interconnected by TSV.A novel 3D IC core wrapper scan-chain is designed and a SoC test sched-uling method is proposed under pre-bond test pins and power consumption.Experimental results demonstrate that the test time can be reduced sharply and need less power consumptio... |
| |
| Keywords: | 3D SoCs 3D scan chain design test scheduling test time |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
