Low complexity SEU mitigation technique for SRAM-based FPGAs |
| |
Authors: | JIANG Run-zhen WANG Yong-qing FENG Zhi-qiang and YU Xiu-li |
| |
Affiliation: | 1. School of Information and Electronics, Beijing Institute of Technology, Beijing 100081, China;2. Beijing Institute of Astronautical Systems Engineering, Beijing 100076, China |
| |
Abstract: | An internal single event upset (SEU) mitigation technique is proposed, which reads back the configuration frames from the static random access memory (SRAM)-based field programmable gate array (FPGA) through an internal port and compares them with those stored in the radiation-hardened memory to detect and correct SEUs. Triple modular redundancy (TMR), which triplicates the circuit of the technique and uses majority voters to isolate any single upset within it, is used to enhance the reliability. Performance analysis shows that the proposed technique can satisfy the requirement of ordinary aerospace missions with less power dissipation, size and weight. The fault injection experiment validates that the proposed technique is capable of correcting most errors to protect space-borne facilities from SEUs. |
| |
Keywords: | static random access memory (SRAM) field programmable gate array (FPGA) single event upset (SEU) low complexity triple modular redundancy scrubbing |
本文献已被 万方数据 等数据库收录! |
| 点击此处可从《北京理工大学学报(英文版)》浏览原始摘要信息 |
|
点击此处可从《北京理工大学学报(英文版)》下载全文 |