Efficient algorithm for glitch power reduction [CMOS logiccircuits] |
| |
Authors: | Sungjae Kim Juho Kim Sun-Young Hwang |
| |
Affiliation: | Dept. of Comput. Sci., Sogang Univ., Seoul; |
| |
Abstract: | An efficient algorithm is proposed for reducing glitch power dissipation in CMOS logic circuits. The proposed algorithm takes a path balancing approach that is achieved using gate sizing and buffer insertion methods. The gate sizing technique reduces not only glitches but also the effective circuit capacitance. After gate sizing, buffers are inserted into the remaining unbalanced paths which have not been subjected to gate sizing. ILP has been employed to determine the location of inserted buffers. The proposed algorithm has been tested on LGSynth91 benchmark circuits. Experimental results show that 61.5% of glitches are reduced on average |
| |
Keywords: | |
|
|