| AVS及H.264双模可变长解码器设计 |
| |
| 引用本文： | 周小龙,王祖强,魏先政.AVS及H.264双模可变长解码器设计[J].计算机工程,2012,38(12):222-224. |
| |
| 作者姓名： | 周小龙 王祖强 魏先政 |
| |
| 作者单位： | 山东大学信息科学与工程学院,济南,250100 |
| |
| 摘 要： | 为使视频解码芯片能同时兼容AVS及H.264这2种视频编码标准，设计一种双模可变长解码器。该设计复用码流缓冲移位和指数哥伦布解码模块，采用组合逻辑电路查找码表，对AVS和H.264码表进行优化与重组。在ModelSim环境下完成仿真测试，并通过FPGA芯片进行综合验证。结果表明，该设计能有效支持AVS和H.264 2种标准，减小电路资源消耗和面积，并提高查找表的查找效率。
|
| 关 键 词： | AVS标准 H.264标准 可变长解码 现场可编程门阵列芯片 指数哥伦布码 Verilog硬件描述语言 |
| 收稿时间： | 2011-10-27 |
Design of Dual-mode Variable Length Decoder for AVS and H.264 |
| |
| ZHOU Xiao-long
,
WANG Zu-qiang
,
WEI Xian-zheng.Design of Dual-mode Variable Length Decoder for AVS and H.264[J].Computer Engineering,2012,38(12):222-224. |
| |
| Authors: | ZHOU Xiao-long WANG Zu-qiang WEI Xian-zheng |
| |
| Affiliation: | (School of Information Science and Engineering,Shandong University,Jinan 250100,China) |
| |
| Abstract: | Aiming at the requirement that video decoder chips should be compatible with both AVS and H.264 video coding standard,a dualmode variable length decoder is proposed.The reuse of barrel shifter and Exp-colomb decoder is adopted,and it uses combinational logic to look up table,optimizes and rebuilds code tables of AVS and H.264.The design is simulated and tested in ModelSim,synthesized and validated on the Field Programmable Gate Array(FPGA) chip.Result indicates that it can be applied to both AVS and H.264 standard,reduce the circuit size and complexity,and improve the efficiency of looking up table. |
| |
| Keywords: | |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《计算机工程》浏览原始摘要信息 |
|
点击此处可从《计算机工程》下载全文 |
|
