| 漂移区为线性掺杂的高压薄膜SOI器件的研制 |
| |
| 引用本文： | 张盛东,韩汝琦,Tommy Lai,Johnny Sin.漂移区为线性掺杂的高压薄膜SOI器件的研制[J].电子学报,2001,29(2):164-167. |
| |
| 作者姓名： | 张盛东 韩汝琦 Tommy Lai Johnny Sin |
| |
| 作者单位： | 1. 北京大学微电子学研究所,北京 100871;2. 香港科技大学电机电子工程系,香港 |
| |
| 摘 要： | 给出了漂移区为线性掺杂的高压薄膜SOI器件的设计原理和方法.在Si膜厚度为0.15μm、隐埋氧化层厚度为2μm的SOI硅片上进行了LDMOS晶体管的制作.首次对薄膜SOI功率器件的击穿电压与线性掺杂漂移区的杂质浓度梯度的关系进行了实验研究.通过对漂移区掺杂剂量的优化,所制成的漂移区长度为50μm的LDMOS晶体管呈现了高达612V的击穿电压.
|
| 关 键 词： | 薄膜SOI 高压 LDMOS 线性掺杂 |
| 文章编号： | 0372-2112(2001)02-0164-04 |
| 收稿时间： | 2000-03-02 |
Development of High Voltage Thin Film SOI Device with Linearly Doped Drift Region |
| |
| Tommy Lai,Johnny Sin.Development of High Voltage Thin Film SOI Device with Linearly Doped Drift Region[J].Acta Electronica Sinica,2001,29(2):164-167. |
| |
| Authors: | Tommy Lai Johnny Sin |
| |
| Affiliation: | 1. Institute of Microelectronics,Peking University,Beijing 100871,China;2. Dept.of EEE,The Hong Kong University of Science and Technology,China |
| |
| Abstract: | Principle and method for designing high voltage thin film SOIdevices with linearly doped drift region are given.LDMOS transistors are fabricated on the SOI wafers with Si film of 0.15μm and buried oxide of 2μm.The dependence of breakdown voltages of the thin film SOI devices on the concentration gradient in the linearly doped drift region is experimentally investigated for the first time.Based on the optimization of the impurity dose in drift region,the breakdown voltage over 612V is observed in the SOI LDMOS transistors with 50μm drift region. |
| |
| Keywords: | thin film SOI high-voltage linear doping LDMOS |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《电子学报》浏览原始摘要信息 |
|
点击此处可从《电子学报》下载全文 |
