Analog Circuit Verification: a State of an Art |
| |
Authors: | Oded Maler |
| |
Affiliation: | aCNRS-VERIMAG, Centre Equation, 2 av. de Vignate, 38610 Gières, France |
| |
Abstract: | ![]() Extending formal verification methodology toward analog circuits is a very challenging task that will occupy researchers for some time. To put this challenge in context we sketch some of the history of digital circuit verification as well as more recent attempts to adapt it to continnuous and hybrid systems. |
| |
Keywords: | analog circuit verification hardware verification |
本文献已被 ScienceDirect 等数据库收录! |