Circuit Techniques for CMOS Divide-By-Four Frequency Divider |
| |
Authors: | Jang S.-L. Chuang Y.-H. Lee S.-H. Chao J.-J. |
| |
Affiliation: | Dept. of Electron. Eng., Nat. Taiwan Univ. of Sci. & Technol., Taipei; |
| |
Abstract: | ![]() This letter describes circuit techniques for obtaining divide-by-four (divide4) frequency dividers (FDs) from CMOS ring-oscillator based injection locked frequency dividers (ILFDs). The circuit is made of a two-stage differential CMOS ring oscillator and is based on MOS switches directly coupled to the differential outputs of the ring oscillator. At the supply voltage of 1.8V and at the incident power of 0dBm, for a dual-band ILFD, the divide4 ILFD can provide a locking range of 6.3% from 5.39 to 6.12GHz at low band and 5.9% from 8.84 to 9.38GHz at high band when the dc bias of MOS switches Vinj changes from 0.7 to 1.1V |
| |
Keywords: | |
|
|