Top-down logic design with pass-transistor cells and efficientsynthesiser |
| |
Authors: | Shen-Fu Hsiao Jia-Siang Yeh |
| |
Affiliation: | Inst. of Comput. & Inf. Eng., Nat. Sun Yat-Sen Univ., Kaohsiung; |
| |
Abstract: | A pass-transistor based cell library containing only two types of cells is designed and a corresponding logic/circuit synthesiser developed for logic mapping of any combinational circuit. The proposed design has better performance than the recently proposed lean integration with pass transistors (LEAP) cell library. Furthermore, the modified LEAP cell library can be easily migrated to a new process technology due to the smaller number of cells |
| |
Keywords: | |
|
|