| 基于CPCI总线的通用雷达回波信号模拟器 |
| |
| 引用本文： | 张辉,刘峥.基于CPCI总线的通用雷达回波信号模拟器[J].太赫兹科学与电子信息学报,2007,5(6):418-423. |
| |
| 作者姓名： | 张辉 刘峥 |
| |
| 作者单位： | 西安电子科技大学,雷达信号处理国家重点实验室,陕西,西安,710071 |
| |
| 摘 要： | 为了在实验室环境下对雷达信号处理系统进行调试和工作效能测试，设计了一种基于紧凑型外部设备互联总线（CPCI）和现场可编程门阵列技术的通用雷达回波信号模拟器，利用MATLAB的强大仿真功能，模拟产生各种体制雷达的回波信号数据，通过CPCI总线把它们写入该信号模拟器的同步动态随机存储器中，雷达信号处理模块再从该模拟器中反复读出数据进行处理，从而调试和检测雷达信号处理模块在各种杂波及无源干扰条件下对目标的处理。结果证明，该模拟器具有良好的通用性和精确度，并且运行可靠。
|
| 关 键 词： | 紧凑型外部设备互联总线 雷达回波信号模拟器 现场可编程门阵列 同步动态随机存储器 WDM驱动程序 |
| 文章编号： | 1672-2892（2007）06-0418-06 |
| 收稿时间： | 2007-06-06 |
| 修稿时间： | 2007-07-06 |
A Universal Radar Echo Simulator Based on CPCI Bus |
| |
| ZHANG Hui,LIU Zheng.A Universal Radar Echo Simulator Based on CPCI Bus[J].Journal of Terahertz Science and Electronic Information Technology,2007,5(6):418-423. |
| |
| Authors: | ZHANG Hui LIU Zheng |
| |
| Abstract: | A universal radar echo simulator based on compact peripheral component interconnect(CPCI) bus and FPGA technology is introduced.The simulator is used to debug and test the performance of the system of radar signal processing in laboratory.In the design,the strong simulation function of MATLAB is performed to simulate all kinds of radar echo,and then these radar echo data are translated to the SDRAM in the signal simulator.From this time on,the radar signal processor fetches the signal data from the simulator time after time to process them,thus to debug and test the performance of target detection under all kinds of radar clutter and passive jamming for the radar signal processor.The results show that the simulator has good universality and accuracy,and can be operated reliably. |
| |
| Keywords: | CPCI universal radar echo signal simulator FPGA SDRAM controller WDM driver |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《太赫兹科学与电子信息学报》浏览原始摘要信息 |
|
点击此处可从《太赫兹科学与电子信息学报》下载全文 |
