首页 | 本学科首页   官方微博 | 高级检索  
     

一种精简的二维DWT结构设计
引用本文:曹志研,季振洲,胡铭曾.一种精简的二维DWT结构设计[J].计算机工程,2007,33(23):228-229.
作者姓名:曹志研  季振洲  胡铭曾
作者单位:哈尔滨工业大学计算机科学与技术学院,哈尔滨150001
摘    要:设计了一种低功耗的二维离散小波变换(DWT)结构,用于无线传感器网络中的图像压缩。该结构实现了精简复杂性的(5,3)整数离散小波变换,采用流水线和延迟线技术,在获得高运算吞吐率的同时,使数据尽可能被处理单元高效利用,以减少对片内存储器和片外存储器的访问次数。多级二维DWT采用展开方法实现,这种方法可尽早开始下一级变换,不需要大的片内存储器和片内存取操作。模拟试验和FPGA实现验证了系统在满足需要性能的前提下具有低复杂性、低功耗、片内存储器小等优点。

关 键 词:离散小波变换  图像压缩  FPGA
文章编号:1000-3428(2007)23-0228-02
收稿时间:2006-12-15
修稿时间:2006年12月15

Reduced Architecture Design of 2D DWT
CAO Zhi-yan,JI Zhen-zhou,HU Ming-zeng.Reduced Architecture Design of 2D DWT[J].Computer Engineering,2007,33(23):228-229.
Authors:CAO Zhi-yan  JI Zhen-zhou  HU Ming-zeng
Affiliation:(School of Computer Science and Technology, Harbin Institute of Technology, Harbin 150001)
Abstract:This paper designs a low-power-consumption architecture of 2-D discrete wavelet transform(DWT) for image compression in the wireless sensor network.The architecture implements reduced complexity algorithm of DWT-(5,3) integer DWT.It adopts pipeline and delay-line design technology to get high computation throughput and make data used by processing unit efficiently,reducing the number of on-chip and off-chip memory access.Multi-level DWT is implemented by unwinding,which makes the next level transforming start as early as it can without large in-chip memory and access operations.Simulation and FPGA implementation show the system satisfies the required performance,and it has the merits such as low complexity,low power consumption,small in-chip memory etc.
Keywords:discrete wavelet transform(DWT)  image compression  FPGA
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《计算机工程》浏览原始摘要信息
点击此处可从《计算机工程》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号