|
|||||
|
|
| 一种适用于多核DSP片外扩展的网络接口的设计 | |
| 引用本文： | 方幸福,梁利平. 一种适用于多核DSP片外扩展的网络接口的设计[J]. 微电子学与计算机, 2010, 27(5) |
| 作者姓名： | 方幸福 梁利平 |
| 作者单位： | 1. 清华大学,微电子研究所,北京,100084 2. 中国科学院,微电子学研究所,北京,100029 |
| 摘 要： | 分析了RapidIO在多核DSP互连应用中的优势,提出了一种针对多核DSP应用的可扩展的片上网络互连结构.设计并实现了一种兼容RapidIO协议的网络接口体系结构,建立了网络接口的功能仿真模型,并在此基础上评估了网络接口的吞吐量和附加延时. |
| 关 键 词： | 网络接口 片上网络 多核DSP |
A Design of Network Interface Applied to Multi-core DSP Off-chip Extension |
|
| FANG Xing-fu,LIANG Li-ping. A Design of Network Interface Applied to Multi-core DSP Off-chip Extension[J]. Microelectronics & Computer, 2010, 27(5) | |
| Authors: | FANG Xing-fu LIANG Li-ping |
| Affiliation: | FANG Xing-fu1,LIANG Li-ping2(1 Institute of Microelectronics,Tsinghua University,Beijing 100084,China,2 Institute of Microelectronics,Chinese Academy of Sciences,Beijing 100029,China) |
| Abstract: | The advantage of RapidIO in multi-core DSP interconnection is analyzed and a network on chip interconnection architecture applied for multi-core DSP application is proposed in this paper. A network interface architecture compatible of RapidIO protocol is designed and inplememented.We build up the functional simulation model of the network interface, based on which the throughput and extra time delay of the network interface is appraised. |
| Keywords: | RapidIO |
| 本文献已被 CNKI 万方数据 等数据库收录！ | |