| 基于单电子晶体管的动态全加器电路设计 |
| |
| 引用本文： | 吴刚,蔡理,李芹.基于单电子晶体管的动态全加器电路设计[J].微电子学,2009,39(3). |
| |
| 作者姓名： | 吴刚 蔡理 李芹 |
| |
| 作者单位： | 空军工程大学,理学院,西安,710051 |
| |
| 基金项目： | 陕西省自然科学基础研究计划 |
| |
| 摘 要： | 基于单电子晶体管的I-V特性,运用CMOS动态电路的设计思想,提出了一种基于单电子晶体管的全加器动态电路,利用SPICE对设计的电路进行了仿真验证,分析了电荷分享问题.相对于静态互补逻辑电路的设计方法,基于单电子晶体管的动态逻辑电路不仅克服了单电子晶体管固有的电压增益低的缺点,而且器件数目也大幅减少.多栅SET的使用可以减少电荷分享问题对动态电路的影响.
|
| 关 键 词： | 单电子晶体管 动态逻辑电路 全加器 |
A Dynamic Full Adder Circuit Based on Single Electron Transistors |
| |
| WU Gang,CAI Li,LI Qin.A Dynamic Full Adder Circuit Based on Single Electron Transistors[J].Microelectronics,2009,39(3). |
| |
| Authors: | WU Gang CAI Li LI Qin |
| |
| Affiliation: | The Science Institute;Air Force Engineering University;Xi'an 710051;P.R.China |
| |
| Abstract: | Based on the I-V characteristics of single electron transistor(SET) and the design concept of dynamic circuit,a dynamic full adder circuit was proposed using multi-gate single-electron transistors.The circuit was simulated with SPICE for verification,and the problem of charge sharing was analysed.With this dynamic logic circuit based on SET,the disadvantage of low gain,which is inherent to SET,could be overcome,and the number of devices could also be greatly reduced,compared with the static full adder.The u... |
| |
| Keywords: | Single electron transistor Dynamic logic circuit Full adder |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
