| 基于锁相环电源噪声引起的周期抖动分析 |
| |
| 引用本文： | 朱剑.基于锁相环电源噪声引起的周期抖动分析[J].电子科技,2016,29(7):102. |
| |
| 作者姓名： | 朱剑 |
| |
| 作者单位： | （西安电子科技大学 电子工程学院，陕西 西安 710071） |
| |
| 摘 要： | 针对电源噪声在时钟电路的锁相环中引起的抖动问题，通过分析周期抖动和相位抖动与电源噪声间的关系，提出了用于预测电源噪声引起的锁相环抖动峰峰值的计算公式。文中预测的抖动峰峰值与HSPICE的仿真结果间的误差最大为3%，说明了文中公式的有效性。
|
| 关 键 词： | 锁相环 电源噪声 周期抖动 |
Analysis of Period Jitter Induced by Power Supply Noise of Phase Locked Loop |
| |
| ZHU Jian.Analysis of Period Jitter Induced by Power Supply Noise of Phase Locked Loop[J].Electronic Science and Technology,2016,29(7):102. |
| |
| Authors: | ZHU Jian |
| |
| Affiliation: | (School of Electronic Engineering, Xidian University, Xi’an 710071, China) |
| |
| Abstract: | In terms of the jitter in phase locked phase loop caused by the power supply noise, the equation used to predict the peak-to-peak jitter induced by power supply noise is presented through analyzing the relation between the power supply noise, the phase jitter and the period jitter. The maximum error between the results predicted by the equation presented in this paper and simulated by HSPICE is 3%, which verifies the accuracy of this equation. |
| |
| Keywords: | phase clocked loop power supply noise period jitter |
|
| 点击此处可从《电子科技》浏览原始摘要信息 |
|
点击此处可从《电子科技》下载全文 |
