Power grid redundant path contribution in system on chip (SoC) robustness against electromigration |
| |
| Affiliation: | 1. STMicroelectronics, 850, rue Jean Monnet, 38926 Crolles Cedex, France;2. Laboratory of Computer Sciences, Paris 6 (LIP6), Systems On Chips Department, UPMC University, 4 place Jussieu, 75252 Paris Cedex 05, France;1. Le2i, UMR CNRS 6306, University of Burgundy, 9 Avenue Alain Savary, 21000 Dijon, France;2. Centre National d’Etudes Spatiales (CNES), 18 Avenue Edouard Belin, 31401 Toulouse, France;1. Departament d’Enginyeria Electrònica, Universitat Autònoma de Barcelona, Cerdanyola del Valles, Spain;2. Departamento de Electricidad y Electrónica, Universidad de Valladolid, Valladolid, Spain;3. Department of Chemistry, University of Helsinki, Helsinki, Finland;1. Infineon Technology (M) Sdn. Bhd, Malaysia;2. Infineon Technologies, Failure Analysis, Am Campeon 1-12, 85579 Neubiberg, Germany;1. University of Vienna, Physics of Nanostructured Materials, Vienna, Austria;2. Materials Center Leoben Forschung GmbH, Leoben, Austria;3. Vienna University of Technology, Faculty of Technical Chemistry, Vienna, Austria |
| |
| Abstract: | The miniaturisation of integrated circuits leads to reliability issues such as electromigration (EMG). This well-known phenomenon is checked at design level by CAD tools. The conventional EMG check methods are based on electrical parameters. However, the wire physical degradation depends also on the interconnection network structure. In order to improve the EMG check methodologies, we propose an accurate method based on failure mechanism and chip power grid configuration. Indeed, the power grid offers redundant paths in case of void in main power supply path. The principle of our method is to take into account the contribution of these redundant paths in power grid lifetime assessment. These effects are validated by silicon ageing tests on structures designed in 28 nm Full Depleted Silicon on Insulator (FDSOI). These accelerated tests results have confirmed the lifetime gain due to the redundancy. These results provide perspectives for the relaxation of wire current limits and improve the chip design toward EMG. |
| |
| Keywords: | Electromigration Power grid Redundancy Lifetime Improvement Failure |
| 本文献已被 ScienceDirect 等数据库收录！ |
|
