| 基于FPGA的全数字锁相环电机调速系统设计 |
| |
| 引用本文： | 陈欢.基于FPGA的全数字锁相环电机调速系统设计[J].电子测试,2016(18). |
| |
| 作者姓名： | 陈欢 |
| |
| 作者单位： | 无锡科技职业学院,214112 |
| |
| 摘 要： | 数字锁相环具有抗干扰能力强、锁相效果好等优点。而电机锁相控制系统调速精度高，易于用程序实现。本文介绍了一种基于FPGA的数字锁相环，用于电机调速系统的设计。
|
| 关 键 词： | 锁相环 FPGA 鉴相器 滤波器 |
Digital Phase-locked Loop Motor Speed Control based on FPGA |
| |
| Abstract: | Digital phase-locked loop has the advantage of anti-interference and well phase-locked. Meanwhile,there is high accuracy in motor phase-locked control system which can be achieved by program. This paper presents an digital phase-locked based on FPGA so as to control the speed of the motor. |
| |
| Keywords: | Phase-locked Loop FPGA Phase Detector Filter |
| 本文献已被 万方数据 等数据库收录！ |
