Design techniques for fault-tolerant systolic arrays |
| |
Authors: | M O Esonu A J Al-Khalili S Hariri and D Al-Khalili |
| |
Affiliation: | (1) Department of Electrical and Computer Engineering, Concordia University, 1455 De Maisonneuve Blvd. West, H3G 1M8 Montreal, Quebec, Canada;(2) Electrical and Computer Engineering Department, Syracuse University, 113 Link, 13244 Syracuse, N. Y., USA;(3) ECE Dept., Royal Military College, K7K 5L0 Kingston, Ontario, Canada |
| |
Abstract: | A systematic approach of designing fault-tolerant systolic architectures is proposed in this paper. In this approach, redundant computations are introduced at the algorithmic level by deriving three versions of a given algorithm. Fault-tolerant systolic array is constructed by merging the corresponding systolic array of the three versions of the algorithm. The merging method attempts to obtain the fault-tolerant systolic array at minimal cost in terms of area and speed. It is based on rescheduling input data, rearranging data flow, and increasing the utilization of the array cells. The resulting design can detect and tolerate all single permanent and temporary faults and the majority of the multiple fault patterns with high probability. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|