Design of self-bias tail transistor technique for low phase noise CMOS VCO with harmonic suppression using capacitance ground |
| |
Authors: | Meng-Ting Hsu Wei-Jhih LiYu-Tuan Hsu |
| |
Affiliation: | Microwave Communication and Radio Frequency Integrated Circuit Lab, Department and Institute of Engineering, National Yunlin University of Science and Technology, 123 University Road, Section 3, Douliou, Yunlin 64002, Taiwan, ROC |
| |
Abstract: | This paper presents a low phase noise wideband CMOS VCO based on the self-bias tail transistor technique and harmonic suppression using a capacitance ground. This VCO utilizes switching capacitor arrays in which four channels are able to be selected for multi-band application. Moreover, the design of CMOS VCO makes good use of the self-bias tail transistor and capacitance ground filter technique to reduce the phase noise. The MOS varactors are used as fine tuning for wideband operating application. The fully integrated VCO provides excellent performance with high FOM −193 dBc/Hz. The bandwidth of the frequency is 1.1 GHz and the tuning range is 13.8%. The power dissipation of the core circuit is 8.28 mW under a 1.8 V supply and phase noise is measured as low as −123.6 dBc/Hz at 1 MHz offset under 8.5 GHz oscillation frequencies. This VCO was made by the TSMC 0.18 μm 1P6M CMOS standard process and the chip area is 0.75×0.69 (mm2). |
| |
Keywords: | CMOS VCO Phase noise Filtering Switching capacitor arrays Tuning range Tail current-shaping |
本文献已被 ScienceDirect 等数据库收录! |