低功耗方法在SoC芯片设计中的应用 |
| |
引用本文: | 马芝.低功耗方法在SoC芯片设计中的应用[J].中国集成电路,2010,19(7):38-41,46. |
| |
作者姓名: | 马芝 |
| |
作者单位: | 深圳市嵌入式系统设计重点实验室,深圳集成电路设计产业化基地管理中心 |
| |
摘 要: | SOC芯片设计在集成电路设计中占据重要位置,低功耗设计是SoC设计过程中的重要环节。本文首先全面分析了CMOS电路的功耗组成和功耗估计的相关理论,随后从各个设计层次详细分析了SOC芯片低功耗设计的理论及其实现方法。
|
关 键 词: | 低功耗 SoC CMOS 功耗估计 |
The Application of Low-Power Methods in SoC Design |
| |
Abstract: | SOC design occupies an important position in IC design market. The low-power design is an important part in SoC design process. This paper firstly gives a comprehensive analysis of the composed of CMOS circuit power consumption and the related theory of power estimation, then analyzes the SoC low-power design theory of various design levels in detail |
| |
Keywords: | SoC CMOS |
本文献已被 维普 万方数据 等数据库收录! |
|