| CMOS锁相环中快速鉴相鉴频器的设计 |
| |
| 引用本文： | 任正权,李龙镇.CMOS锁相环中快速鉴相鉴频器的设计[J].延边大学理工学报,2011(4):342-344. |
| |
| 作者姓名： | 任正权 李龙镇 |
| |
| 作者单位： | 延边大学工学院计算机科学与技术系,吉林延吉133002 |
| |
| 摘 要： | 摘要：为了实现高速锁相环电路，通过分析经典CMOS锁相环的鉴相鉴频器，针对其延迟时间过长的问题，设计了可用于CMOS锁相环中的快速鉴相鉴频器．整个电路采用了0．13μmCMOS工艺，通过HSpice仿真软件测试表明，该快速鉴相鉴频器与经典鉴相鉴频器相比，延迟时间可以缩短一半．
|
| 关 键 词： | CMOS 锁相环 鉴相鉴频器 |
Design of Fast Phase/Frequency Detector for the CMOS Phase-Locked Loops |
| |
| REN Zheng-quan,LI Long-zhen.Design of Fast Phase/Frequency Detector for the CMOS Phase-Locked Loops[J].Journal of Yanbian University (Natural Science),2011(4):342-344. |
| |
| Authors: | REN Zheng-quan LI Long-zhen |
| |
| Affiliation: | Department of Computer Science and Technology, College of Engineering, Yanbian University, Yanji 133002, China ) |
| |
| Abstract: | To implement high speed phase-locked loops circuit, on the basis of analyzing the conventional phase/frequency detector of CMOS phase-locked loops, a fast phase/frequency detector is designed for the CMOS phase-locked loops to reduce the delay time. The circuit is designed by using the 0. 13 μm CMOS process and HSpice simulating results show that the designed fast phase/frequency detector can reduce half de- lay time. |
| |
| Keywords: | CMOS phase-locked loops phase/frequency detector |
| 本文献已被 维普 等数据库收录！ |
