首页 | 本学科首页   官方微博 | 高级检索  
     

支持程序无缝切换的高性能硬件堆栈
引用本文:陈志坚,孟建熠,葛海通,严晓浪.支持程序无缝切换的高性能硬件堆栈[J].浙江大学学报(自然科学版 ),2011,45(9):1587-1592.
作者姓名:陈志坚  孟建熠  葛海通  严晓浪
作者单位:浙江大学 超大规模集成电路设计研究所,浙江 杭州310027
摘    要:针对函数调用中上下文切换产生的性能损失,提出一种支持程序无缝切换的嵌入式处理器高性能硬件堆栈.高性能硬件堆栈包括数据栈和返回栈,采用动态可重构的两级缓存机制,消除程序切换的性能开销.数据栈实现单周期多数据压栈/出栈,隐藏程序切换中的堆栈操作;返回栈实现指令超前预取,消除程序返回时流水线气泡.数据栈与返回栈分别复用数据和指令高速暂存器,实现用户可重构的二级缓存.实验结果显示:本方法平均提升性能10%以上,功耗降低2%.


High performance hardware stack for seamless context switching
CHEN Zhi-jian,MENG Jian-yi,GE Hai-tong,YAN Xiao-lang.High performance hardware stack for seamless context switching[J].Journal of Zhejiang University(Engineering Science),2011,45(9):1587-1592.
Authors:CHEN Zhi-jian  MENG Jian-yi  GE Hai-tong  YAN Xiao-lang
Abstract:A new hardware stack of embedded processor was proposed to support seamless context switching and remove the performance loss during function call. The high-performance hardware stack is composed of data stack(DS)and returning stack (RS), and both of them are designed to be reconfigurable two-level buffer scheme to eliminate the overhead of process switching. DS utilizes two alternative general purpose register (GPR) to construct a new virtual GPR, which operates multiple data in/out stack in one cycle and performs switch automatically,hiding the performance cost of stack operations during program switching. RS preserves the function return address and corresponding instruction when function is called to eliminate the pipeline bubbles during the function returnes. Both DS and RS reuse partial memory space of scratchpad memory (SPM) as the second level buffers to provide support for user reconfiguration and sufficient buffer space for specified embedded software. Experiment results show that the performance is improved by over 10% while the power cost reduced by 2 % with the new hardware stack.
Keywords:
点击此处可从《浙江大学学报(自然科学版 )》浏览原始摘要信息
点击此处可从《浙江大学学报(自然科学版 )》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号