首页 | 本学科首页   官方微博 | 高级检索  
     

一种新颖的乘法器核内建自测试设计方法
引用本文:雷绍充,邵志标,梁峰.一种新颖的乘法器核内建自测试设计方法[J].西安电子科技大学学报,2006,23(5):819-823.
作者姓名:雷绍充  邵志标  梁峰
作者单位:西安交通大学电子与信息工程学院,陕西西安710049
摘    要:提出一种新颖的乘法器核内建自测试(BIST)方法。结合C可测性与伪随机测试的优点。所设计的测试电路的附加面积比传统的伪随机电路要低56%,该方法采用独特的赋值方法。生成精简的、故障覆盖率高于99%的测试图形,并用开发的软件对测试图形排序和压缩,平均跳变密度和宽度得以大大减少.基于上述研究成果,可容易实现低成本BIST电路,基于Synopsys相关工具软件的模拟和分析结果表明,提出的BIST电路在面积、功耗和速度等方面均优于现有的BIST设计。

关 键 词:低成本  C可测性  内建自测试  乘法器
文章编号:1001-2400(2006)05-0819-05
收稿时间:2005-12-26
修稿时间:2005-12-26

A novel BIST technique for multipliers cores
LEI Shaoc-hong,SHAO Zhi-biao,LIANG Feng.A novel BIST technique for multipliers cores[J].Journal of Xidian University,2006,23(5):819-823.
Authors:LEI Shaoc-hong  SHAO Zhi-biao  LIANG Feng
Affiliation:School of Electronics and Information Engineering, Xi′an Jiaotong Univ., Xi′an 710049, China
Abstract:A novel built-in self-test(BIST) scheme for multiplier cores is proposed.The scheme combines the advantages of C-testable and pseudorandom testing,and the designed test circuit imposes small extra hardware,which is less than that of the pseudorandom testing circuit by 56%.In test generation,the proposed method uses the unique assigning technique to achieve a very small test set with fault coverage higher than 99%.The generated test set is reordered and compressed by our developed program,and its switching activities and width are drastically reduced.Based on the above results,a low cost circuit can be easily implemented.Experimental results show that the designed BIST circuits are superior to other BIST circuits in hardware,power consumption and test time.
Keywords:low cost  multiplier  C-testable  built-in self-test
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《西安电子科技大学学报》浏览原始摘要信息
点击此处可从《西安电子科技大学学报》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号