ASIC Design of Floating-Point FFT Processor |
| |
Authors: | CHEN He and ZHAO Zhong-wu |
| |
Affiliation: | School of Information Science and Technology, Beijing Institute of Technology, Beijing 100081, China;School of Information Science and Technology, Beijing Institute of Technology, Beijing 100081, China |
| |
Abstract: | An application specific integrated circuit (ASIC) design of a 1024 points floating-point fast Fourier transform(FFT) processor is presented. It can satisfy the requirement of high accuracy FFT result in related fields. Several novel design techniques for floating-point adder and multiplier are introduced in detail to enhance the speed of the system. At the same time, the power consumption is decreased. The hardware area is effectively reduced as an improved butterfly processor is developed. There is a substantial increase in the performance of the design since a pipelined architecture is adopted, and very large scale integrated (VLSI) is easy to realize due to the regularity. A result of validation using field programmable gate array (FPGA) is shown at the end. When the system clock is set to 50 MHz, 204.8 μs is needed to complete the operation of FFT computation. |
| |
Keywords: | application specific integrated circuit(ASIC) fast Fourier transform(FFT) floating-point pipeline very large scale integrated(VLSI) |
本文献已被 CNKI 维普 万方数据 等数据库收录! |
| 点击此处可从《北京理工大学学报(英文版)》浏览原始摘要信息 |
|
点击此处可从《北京理工大学学报(英文版)》下载全文 |