首页 | 本学科首页   官方微博 | 高级检索  
     

猝发式直扩系统伪码同步技术的FPGA实现
引用本文:张福洪,朱小辉,吴铭宇,易志强.猝发式直扩系统伪码同步技术的FPGA实现[J].杭州电子科技大学学报,2012,32(4):45-48.
作者姓名:张福洪  朱小辉  吴铭宇  易志强
作者单位:杭州电子科技大学通信工程学院,浙江杭州,310018
基金项目:浙江省教育厅资助项目(Y201018592)
摘    要:针对短时猝发式直扩系统中大频偏情况下伪码捕获和跟踪问题,该文提出了一种基于扫频、数字匹配滤波器和数字延迟锁定跟踪环的伪码同步方案,并基于FPGA平台进行硬件实现.试验结果表明该方案可以满足系统设计要求.

关 键 词:扫频  多普勒效应  数字匹配滤波器  数字延迟锁定环

Implementation of PN Code Synchronization with FPGA in Burst-mode DSSS System
ZHANG Fu-hong , ZHU Xiao-hui , WU Ming-yu , YI Zhi-qiang.Implementation of PN Code Synchronization with FPGA in Burst-mode DSSS System[J].Journal of Hangzhou Dianzi University,2012,32(4):45-48.
Authors:ZHANG Fu-hong  ZHU Xiao-hui  WU Ming-yu  YI Zhi-qiang
Affiliation:( School of Communication Engineering, Hangzhou Dianzi University, Hangzhou Zhejiang 310018, China)
Abstract:For the question of PN code acquisition and tracking of spread spectrum signals under large fre- quency offset circumstance in short-term burst-mode DSSS system, an algorithm is proposed to achieved PN code synchronization based on sweeping frequency, digital matched filter and DLL. The algorithm is success- fully validated based on FPGA hardware platform. The results show that the scheme can meet the system de- sign which achieves PN code acauisition and tracking of spread spectrum signals.
Keywords:sweeping frequency  Doppler effect  DMF  DLL
本文献已被 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号