| 一种基于DSP和采样ADC的数字锁定放大器 |
| |
| 引用本文： | 胡绍民,张广发.一种基于DSP和采样ADC的数字锁定放大器[J].数据采集与处理,2000,15(2):222-225. |
| |
| 作者姓名： | 胡绍民 张广发 |
| |
| 作者单位： | 国防科技大学应用物理系,长沙,410073 |
| |
| 摘 要： | 探讨了用ＤＳＰ（数字信号处理器）和采样ＡＤＣ（模数转换器）实现数字锁定放大器的一种方法。在整数个周期内对被测信号进行采样得到信号序列，由数字运算得到参考序列，通过计算信号序列和参考序列的互相关函数就可实现数字相敏检测。文中还对数字相敏检测的频率的频率特性进行了分析。最后，给出了实际设计的数字锁定放大器，它的工作频率范围是１０Ｈｚ～３０ｋＨｚ，实验结果表明，可以用它来测量低信噪比的信号。
|
| 关 键 词： | 数字锁定放大器 DSP ADC 微弱信号检测 |
| 修稿时间： | 1999-04-20 |
Digital Lock-in Amplifier Based on DSP and Sampling ADC |
| |
| Hu Shaomin,Zhang Guangfa.Digital Lock-in Amplifier Based on DSP and Sampling ADC[J].Journal of Data Acquisition & Processing,2000,15(2):222-225. |
| |
| Authors: | Hu Shaomin Zhang Guangfa |
| |
| Abstract: | A method of implementing digital lock in amplifier with DSP (digital signal processor) and sampling ADC (analog digital converter) is discussed. Digital signal sequence is acquired through sampling signal measured over an integer number of signal periods, but digital reference sequence is acquired through mathematical operation, then digital phase sensitive detection can be realized by calculating the cross correlation function of digital signal sequence and digital reference sequence. In addition, the frequency response of the digital phase sensitive detection is analyzed. Finally, the designed digital lock in amplifier is given, which operates in the frequency range of 10 Hz to 30 kHz. Experimental results show that the digital lock in amplifier can be used for measuring signal with low signal to noise ratio. |
| |
| Keywords: | correlation detection digital signals sampling analog digital converter |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
