| 一种高速TLB的设计与实现 |
| |
| 引用本文： | 刘宗林,吴虎成,唐涛,党桂斌.一种高速TLB的设计与实现[J].计算机工程与应用,2007,43(16):1-3. |
| |
| 作者姓名： | 刘宗林 吴虎成 唐涛 党桂斌 |
| |
| 作者单位： | 国防科技大学,计算机学院,长沙,410073 |
| |
| 摘 要： | 为了加快微处理器中线性地址向物理地址转换的速度,提出了一种高速TLB结构。结构采用全定制的CAM阵列和SRAM阵列,并根据CAM和SRAM单元的输出特点设计了精巧的读出放大逻辑,有效提高了TLB的读出速度。经流片测试,表明设计正确可靠,能够保证地址转换延时在1ns左右。
|
| 关 键 词： | Translate Look-aside Buffer(TLB) CAM SRAM 替换策略 地址转换 |
| 文章编号： | 1002-8331（2007）16-0001-03 |
| 修稿时间： | 2007-01 |
Design and implementation of high-speed TLB |
| |
| LIU Zong-lin,WU Hu-cheng,TANG Tao,DANG Gui-bin.Design and implementation of high-speed TLB[J].Computer Engineering and Applications,2007,43(16):1-3. |
| |
| Authors: | LIU Zong-lin WU Hu-cheng TANG Tao DANG Gui-bin |
| |
| Affiliation: | School of Computer,National University of Defense Technology,Changsha 410073,China |
| |
| Abstract: | A new high-speed TLB architecture is designed for accelerating the address transition rate from linear address to physical one in micro processors.Full custom circuit parts of CAM and SRAM are adopted. According to the output signal characteristic of the tow kinds of storage units ,amplifying and reading circuits are elaborately designed to improve the reading speed of TLB. Taped out chips can work correctly and reliably,and can keep the transition delay at about 1 ns. |
| |
| Keywords: | Translate Look-aside Buffer(TLB) CAM SRAM replacement strategy address transition |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《计算机工程与应用》浏览原始摘要信息 |
|
点击此处可从《计算机工程与应用》下载全文 |
|
