首页 | 本学科首页   官方微博 | 高级检索  
     

The monotonic increasing relationship between average powers of CMOS VLSI circuits with and without delay and its applications
引用本文:骆祖莹,闵应骅,杨士元,李晓维. The monotonic increasing relationship between average powers of CMOS VLSI circuits with and without delay and its applications[J]. 中国科学F辑(英文版), 2002, 45(6): 401-415. DOI: 10.1360/02yf9035
作者姓名:骆祖莹  闵应骅  杨士元  李晓维
作者单位:骆祖莹,杨士元(Department of Automation, Tsinghua University, Beijing ,100084, China);闵应骅,李晓维(Institute of Computing Technology, Chinese Academy of Sciences, Beijing ,100080, China) 
基金项目:This work was supported by the National Natural Science Foundation of China (Grant No. 69733010),the 863 Project (Grant No. 2001AA111070).
摘    要:The authors theoretically describe the monotonic increasing relationship between average powers of a CMOS VLSI circuit with and without delay. The power of an ideal circuit without delay, which can be fast computed, has been used as the evaluation criterion for the power of a practical circuit with delay, which needs more computing time, in such fields as fast estimation for the average power and the maximum power, and fast optimization for the low test power. The authors propose a novel simulation approach that uses delay-free power to compact a long input vector pair sequence into a short sequence and then, uses the compacted one to fast simulate the average (or maximum) power for a CMOS circuit. In comparison with the traditional simulation approach that uses an un-compacted input sequence to simulate the average (or maximum) power, experiment results demonstrate that in the field of fast estimation for the average power, the present approach can be 6-10 times faster without significant loss in accur

收稿时间:2002-02-21

The monotonic increasing relationship between average powers of CMOS VLSI circuits with and without delay and its applications
Luo Zuying , Min Yinghua , Yang Shiyuan and Li Xiaowei. The monotonic increasing relationship between average powers of CMOS VLSI circuits with and without delay and its applications[J]. Science in China(Information Sciences), 2002, 45(6): 401-415. DOI: 10.1360/02yf9035
Authors:Luo Zuying    Min Yinghua    Yang Shiyuan   Li Xiaowei
Affiliation:1. Department of Automation, Tsinghua University, Beijing ,100084, China
2. Institute of Computing Technology, Chinese Academy of Sciences, Beijing ,100080, China
Abstract:The authors theoretically describe the monotonic increasing relationship between average powers of a CMOS VLSI circuit with and without delay. The power of an ideal circuit without delay, which can be fast computed, has been used as the evaluation criterion for the power of a practical circuit with delay, which needs more computing time, in such fields as fast estimation for the average power and the maximum power, and fast optimization for the low test power. The authors propose a novel simulation approach that uses delay-free power to compact a long input vector pair sequence into a short sequence and then, uses the compacted one to fast simulate the average (or maximum) power for a CMOS circuit. In comparison with the traditional simulation approach that uses an un-compacted input sequence to simulate the average (or maximum) power, experiment results demonstrate that in the field of fast estimation for the average power, the present approach can be 6-10 times faster without significant loss in accuracy (less than 3.5% on average), and in the field of fast estimation for the maximum power, this approach can be 6? times faster without significant loss in accuracy (less than 5% on average). In the field of fast optimization for the test power, the authors propose a novel delay-free power optimization approach for the test power. Experiment results demonstrate that, in comparison with the approach of direct optimization and the approach of Hamming distance optimization, this approach is of the highest optimization efficiency because it needs shorter time (16.84%) to obtain a better optimization effect (reducing 35.11% test power).
Keywords:CMOS   VLSI   power estimation   test power.
本文献已被 CNKI 万方数据 SpringerLink 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号