首页 | 本学科首页   官方微博 | 高级检索  
     

TriBA互联拓扑结构及其性能分析
引用本文:刘彩霞,石峰,乔保军,宋红.TriBA互联拓扑结构及其性能分析[J].计算机工程,2010,36(15):105-107.
作者姓名:刘彩霞  石峰  乔保军  宋红
作者单位:北京理工大学计算机科学技术学院,北京,100081
基金项目:国家教育部博士点基金资助项目 
摘    要:基于计算局域性原理提出评价网络性能的底层全互联率,利用该指标对TriBA拓扑结构的直接互联网络在计算速度、物理布局 2个方面进行性能分析。结果表明,TriBA的底层全互连结构可降低网络复杂度、提高通信性能,对角线VLSI布局得到的功耗相比2D Mesh结构节省了11%,该功耗优势在大规模片上多核系统中尤为明显。

关 键 词:片上多核系统  TriBA拓扑结构  局域性  直接互联网络  VLSI布局

TriBA Interconnection Topology Structure and Its Performance Analysis
LIU Cai-xia,SHI Feng,QIAO Bao-jun,HAROON Ur Rashid,SONG Hong.TriBA Interconnection Topology Structure and Its Performance Analysis[J].Computer Engineering,2010,36(15):105-107.
Authors:LIU Cai-xia  SHI Feng  QIAO Bao-jun  HAROON Ur Rashid  SONG Hong
Affiliation:(School of Computer Science and Technology, Beijing Institute of Technology, Beijing 100081)
Abstract:This paper presents a lower layer full interconnection rate to evaluate network performance based on the principle of computing local property. It uses this criterion to go on performance evaluation about computing speed and physical layout of Direct Interconnection Network(DIN) of Triplet Based computer Architecture(TriBA). Result shows that lower layer full interconnection structure of TriBA can reduce network complexity and enhance communication performance, diagonal VLSI layout of TriBA saves about 11% power compared to 2D Mesh structure, this advantage of power consumption is in large scale Multi Processor System on Chip(MPSoC).
Keywords:Multi Processor System on Chip(MPSoC)  Triplet Based computer Architecture(TriBA) topology structure  local property  Direct Interconnection Network(DIN)  Very Large Scale Integrated circuit(VLSI) layout
本文献已被 维普 万方数据 等数据库收录!
点击此处可从《计算机工程》浏览原始摘要信息
点击此处可从《计算机工程》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号